Experimental validation of a modular multilevel inverter with less number of switches

被引：0
|
作者：
Thakre, Kishor [1 ]
Mohanty, Kanungo Barada [1 ]
Kommukuri, Vinaya Sagar [1 ]
Chatterjee, Aditi [1 ]
机构：
[1] Natl Inst Technol Rourkela, Dept Elect Engn, Rourkela, Odisha, India
来源：
2016 NATIONAL POWER SYSTEMS CONFERENCE (NPSC) | 2016年
关键词：
Multilevel inverter; less number of components; sinusoidal pulse width modulation; total harmonic distortion; CONVERTER;
D O I：
暂无
中图分类号：
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号：
0807 ; 0820 ;
摘要：
This study presents a modular structure for multilevel inverter that operate in symmetric manner. The proposed modular multilevel inverter can generate staircase output voltage waveform that includes all voltage levels. The proposed multilevel inverter is compared with conventional cascaded multilevel inverter in terms of number of switches. Multicarrier sinusoidal pulse width modulation scheme adopted for generating switching signals. The effectiveness of proposed modular multilevel inverter is verified through simulation and experimental implementation.
引用
收藏
页数：5
相关论文
共 50 条
  • [21] A New Multilevel Inverter with Fewer Number of Control Switches
    Pachagade, Ruchi M.
    Ranjana, Mahajan Sagar Bhaskar
    Maroti, Pandav Kiran
    Maheshwari, Ruchita
    [J]. 2015 CONFERENCE ON POWER, CONTROL, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES FOR SUSTAINABLE GROWTH (PCCCTSG), 2015, : 246 - U568
  • [22] Novel Multilevel Inverter with Reduced Number of Switches and Batteries
    Deepak, Rashmy
    Kasturi, Vishnu S.
    Sarkar, Lepakshi
    Manjunatha, Y. R.
    Lakshmikantha, B. R.
    [J]. 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROLS AND COMMUNICATIONS (CCUBE), 2013,
  • [23] New multilevel inverter topology with minimum number of switches
    Ahmed, Rokan Ali
    Mekhilef, S.
    Ping, Hew Wooi
    [J]. TENCON 2010: 2010 IEEE REGION 10 CONFERENCE, 2010, : 1862 - 1867
  • [24] The New Topology of Multilevel Inverter with Reduced Number of Switches
    Jefry, Nur Atiqah
    Haw, Law Kah
    Ing, Wong Kiing
    [J]. 2020 11TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC), 2020, : 94 - 99
  • [25] A higher levels multilevel inverter with reduced number of switches
    Harbi, I. A.
    Azazi, Haitham Z.
    Lashine, Azza E.
    Elsabbe, Awad E.
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (08) : 1286 - 1299
  • [26] Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches
    Ahmed, Rokan Ali
    Mekhilef, Saad
    Ping, Hew Wooi
    [J]. INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE, 2012, 7 (04): : 4761 - 4767
  • [27] Analysis of a Multilevel Inverter Topology with Reduced Number of Switches
    Karaca, Hulusi
    [J]. TRANSACTIONS ON ENGINEERING TECHNOLOGIES: SPECIAL ISSUE OF THE WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE 2013, 2014, : 41 - 54
  • [28] An Experimental and Investigation on Asymmetric Modular Multilevel Inverter an Approach with Reduced Number of Semiconductor Devices
    Renoald, A. Johny
    Kannan, R.
    Karthick, S.
    Selvan, P.
    Sivakumar, A.
    Gnanavel, C.
    [J]. JOURNAL OF ELECTRICAL SYSTEMS, 2022, 18 (03) : 318 - 330
  • [29] New cascaded multilevel inverter topology with minimum number of switches
    Babaei, Ebrahim
    Hosseini, Seyed Hossein
    [J]. ENERGY CONVERSION AND MANAGEMENT, 2009, 50 (11) : 2761 - 2767
  • [30] A Novel Cascaded Asymmetrical Multilevel Inverter With Reduced Number of Switches
    Boora, Kamaldeep
    Kumar, Jagdish
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2019, 55 (06) : 7389 - 7399
12345