共 50 条
- [2] A New Cascaded Multilevel Inverter Topology with Minimum Number of Conducting Switches [J]. 2014 IEEE INNOVATIVE SMART GRID TECHNOLOGIES - ASIA (ISGT ASIA), 2014, : 164 - 169
- [3] The New Topology of Multilevel Inverter with Reduced Number of Switches [J]. 2020 11TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC), 2020, : 94 - 99
- [4] A New Multilevel Inverter Topology with Reduced Number of Power Switches [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON POWER AND ENERGY (PECON), 2012, : 55 - 59
- [5] A Multilevel Inverter Topology With Reduced Number of Switches [J]. 2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
- [6] Novel Multilevel Inverter With Minimum Number Of Switches [J]. 2017 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, ELECTRONICS AND COMPUTING TECHNOLOGIES (ICRTEECT), 2017, : 106 - 112
- [7] New Single Phase Multilevel Inverter Topology with Reduced Number of Switches [J]. 2016 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2016, : 139 - 144
- [8] New Cascaded Multilevel Inverter Topology with Reduced Number of Switches and Sources [J]. 2013 8TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2013, : 97 - 101
- [9] New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches [J]. IEEE ACCESS, 2021, 9 : 27627 - 27637
- [10] A New Topology of Multilevel Inverter with Reduced Number of Switches and Increased Efficiency [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,