Plasma Activated Low-temperature Die-level Direct Bonding with Advanced Wafer Dicing Technologies for 3D Heterogeneous Integration

被引:7
|
作者
Sakuma, Katsuyuki [1 ]
Parekh, Dishit P. [1 ]
Belyansky, Michael [1 ]
Gomez, Juan-Manuel [1 ]
Skordas, Spyridon [1 ]
McHerron, Dale [1 ]
De Sousa, Isabel [2 ]
Phaneuf, Marc [2 ]
Desrochers, Martin M. [2 ]
Li, Ming [3 ]
Cheung, Yiu Ming [3 ]
So, Siu Cheung [3 ]
Kwok, So Ying [3 ]
Fan, Chun Ho [3 ]
Lau, Siu Wing [3 ]
机构
[1] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Syst, Bromont, PQ, Canada
[3] ASM Pacific Technol, Tsing Yi, Hong Kong, Peoples R China
关键词
3D; Heterogeneous integration; Die-level direct bonding; Oxide-to-Oxide; TEOS; Bevel dicing; Stealth dicing;
D O I
10.1109/ECTC32696.2021.00075
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we have demonstrated a plasma activated low-temperature die-level oxide-oxide direct bonding with advanced wafer dicing technologies. This evaluation used blanket 300-mm silicon wafers. 1 mu m Tetraethyl orthosilicate (TEOS) oxide was deposited by plasma-enhanced chemical vapor deposition (PECVD) directly on the silicon (Si) wafer surface, followed by chemical mechanical planarization (CM P). Atomic Force Microscopy (AFM) was used to examine the roughness of the wafer surface before dicing and it showed < 0.38 nm RMS and <0.30 nm R-a. Several dicing technologies such as diamond blade dicing, step-cut blade dicing, bevel blade dicing, and stealth laser dicing were evaluated for this integration scheme. In the end, diamond blade dicing has the most compatibility with many materials, but it led to large chipping on the edges of the die. Stealth laser dicing achieves edge chipping of less than 2 mu m, which is the least amount of damage among of all dicing methods tested in this study. In the bonding test, the 10 mm square silicon die was bonded to a 35-mm square silicon substrate. Both silicon die and substrate are of thickness 760 mu m. Prior to direct oxide-oxide bonding, both silicon die, and substrate went through a two-step cleaning process. The detailed process of the plasma activated die-level direct bonding is discussed.
引用
收藏
页码:408 / 414
页数:7
相关论文
共 50 条
  • [41] Die Level 3D Heterogeneous Integration of a Microfluidic System
    Krishna, N. P. Vamsi
    Sen, Prosenjit
    [J]. 2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [42] Low-Temperature Oxide Wafer Bonding for 3-D Integration: Chemistry of Bulk Oxide Matters
    Lin, Wei
    Shi, Leathen
    Yao, Yiping
    Madan, Anita
    Pinto, Teresa
    Zavolas, Nick
    Murphy, Richard
    Skordas, Spyridon
    Iyer, Subramanian
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2014, 27 (03) : 426 - 430
  • [43] An innovative die to wafer 3D integration scheme : Die to wafer oxide or copper direct bonding with planarised oxide inter-die filling.
    Di Cioccio, Lea
    Gueguen, Pierric
    Taibi, Rachid
    Signamarcheix, Thomas
    Bally, Laurent
    Vandroux, Laurent
    Zussy, Marc
    Verrun, Sophie
    Dechamp, Jerome
    Leduc, Patrick
    Assous, Myriam
    Bouchu, David
    de Crecy, Francois
    Chapelon, Laurent-Luc
    Clavelier, Laurent
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 380 - +
  • [44] Research of Electroplating and Electroless Plating for Low Temperature Bonding in 3D Heterogeneous Integration
    Hu, Yu-Chen
    Chang, Yao-Jen
    Wu, Chun-Shen
    Cheng, Yung Mao
    Chen, Wei Jen
    Chen, Kuan-Neng
    [J]. 2014 9TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2014, : 290 - 293
  • [45] Dielectric glue wafer bonding and bonded wafer thinning for wafer-level 3D integration
    Lu, JQ
    Kwon, Y
    Jindal, A
    McMahon, JJ
    Cale, TS
    Gutmann, RJ
    [J]. SEMICONDUCTOR WAFER BONDING VII: SCIENCE, TECHNOLOGY, AND APPLICATIONS, PROCEEDINGS, 2003, 2003 (19): : 76 - 86
  • [46] Plasma Activation as a Pretreatment Tool for Low-Temperature Direct Wafer Bonding in Microsystems Technology
    Eichler, M.
    Hennecke, P.
    Nagel, K.
    Gabriel, M.
    Klages, C. P.
    [J]. SEMICONDUCTOR WAFER BONDING 12: SCIENCE, TECHNOLOGY, AND APPLICATIONS, 2012, 50 (07): : 265 - 276
  • [47] A Novel Die to Wafer (D2W) Collective Bonding Method for MEMS and Electronics Heterogeneous 3D Integration
    Choi, Won Kyoung
    Premachandran, C. S.
    Xie, Ling
    Ong, Siong Chiew
    He, Johnny Han
    Yap, Guan Jie
    Yu, Aibin
    [J]. 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 829 - 833
  • [48] Low temperature bonding for 3D integration FOREWORD
    Fujino, Masahisa
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2022, 61 (SF)
  • [49] Low temperature bonding technology for 3D integration
    Ko, Cheng-Ta
    Chen, Kuan-Neng
    [J]. MICROELECTRONICS RELIABILITY, 2012, 52 (02) : 302 - 311
  • [50] Low Temperature Bonding for 3D Integration FOREWORD
    Shigekawa, Naoteru
    Takagi, Hideki
    Fujino, Masahisa
    Higurashi, Eiji
    Nishiyama, Nobuhiko
    Shimatsu, Takehito
    Toyoda, Noriaki
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (SB)