Plasma Activated Low-temperature Die-level Direct Bonding with Advanced Wafer Dicing Technologies for 3D Heterogeneous Integration

被引:7
|
作者
Sakuma, Katsuyuki [1 ]
Parekh, Dishit P. [1 ]
Belyansky, Michael [1 ]
Gomez, Juan-Manuel [1 ]
Skordas, Spyridon [1 ]
McHerron, Dale [1 ]
De Sousa, Isabel [2 ]
Phaneuf, Marc [2 ]
Desrochers, Martin M. [2 ]
Li, Ming [3 ]
Cheung, Yiu Ming [3 ]
So, Siu Cheung [3 ]
Kwok, So Ying [3 ]
Fan, Chun Ho [3 ]
Lau, Siu Wing [3 ]
机构
[1] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Syst, Bromont, PQ, Canada
[3] ASM Pacific Technol, Tsing Yi, Hong Kong, Peoples R China
关键词
3D; Heterogeneous integration; Die-level direct bonding; Oxide-to-Oxide; TEOS; Bevel dicing; Stealth dicing;
D O I
10.1109/ECTC32696.2021.00075
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we have demonstrated a plasma activated low-temperature die-level oxide-oxide direct bonding with advanced wafer dicing technologies. This evaluation used blanket 300-mm silicon wafers. 1 mu m Tetraethyl orthosilicate (TEOS) oxide was deposited by plasma-enhanced chemical vapor deposition (PECVD) directly on the silicon (Si) wafer surface, followed by chemical mechanical planarization (CM P). Atomic Force Microscopy (AFM) was used to examine the roughness of the wafer surface before dicing and it showed < 0.38 nm RMS and <0.30 nm R-a. Several dicing technologies such as diamond blade dicing, step-cut blade dicing, bevel blade dicing, and stealth laser dicing were evaluated for this integration scheme. In the end, diamond blade dicing has the most compatibility with many materials, but it led to large chipping on the edges of the die. Stealth laser dicing achieves edge chipping of less than 2 mu m, which is the least amount of damage among of all dicing methods tested in this study. In the bonding test, the 10 mm square silicon die was bonded to a 35-mm square silicon substrate. Both silicon die and substrate are of thickness 760 mu m. Prior to direct oxide-oxide bonding, both silicon die, and substrate went through a two-step cleaning process. The detailed process of the plasma activated die-level direct bonding is discussed.
引用
收藏
页码:408 / 414
页数:7
相关论文
共 50 条
  • [21] Advanced Sensor Systems by Low-Temperature Heterogeneous 3D Integration Processes<bold> </bold>
    Fernandez-Bolanos, Montserrat
    Muller, Andrei
    Weber, Josef
    Ramm, Peter
    [J]. 2018 SYMPOSIUM ON DESIGN, TEST, INTEGRATION & PACKAGING OF MEMS AND MOEMS (DTIP), 2018,
  • [22] Heterogeneous integration based on low-temperature bonding for advanced optoelectronic devices
    Higurashi, Eiji
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (04)
  • [23] Low-temperature Al-Ge bonding for 3D integration
    Crnogorac, Filip
    Pease, Fabian R. W.
    Birringer, Ryan P.
    Dauskardt, Reinhold H.
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2012, 30 (06):
  • [24] Low Temperature Wafer Bonding for 3D Applications
    Burggraf, J.
    Bravin, J.
    Wiesbauer, H.
    Dragoi, V.
    [J]. PROCESSING, MATERIALS, AND INTEGRATION OF DAMASCENE AND 3D INTERCONNECTS 5, 2014, 58 (17): : 67 - 73
  • [25] Combined surface-activated bonding technique for low-temperature hydrophilic direct wafer bonding
    He, Ran
    Fujino, Masahisa
    Yamauchi, Akira
    Suga, Tadatomo
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (04)
  • [26] Wafer-level direct bonding of optimized superconducting NbN for 3D chip integration
    Li, Ye
    Gheytaghi, Amir Mirza
    Trifunovic, Miki
    Xu, Yuanxing
    Zhang, Guo Qi
    Ishihara, Ryoichi
    [J]. PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2021, 582
  • [27] Low-Temperature Cu-Cu Direct Bonding Using Pillar-Concave Structure in Advanced 3-D Heterogeneous Integration
    Yang, Yu-Tao
    Chou, Tzu-Chieh
    Yu, Ting-Yang
    Chang, Yu-Wei
    Huang, Tai-Yuan
    Yang, Kai-Ming
    Ko, Cheng-Ta
    Chen, Yu-Hua
    Tseng, Tzyy-Jang
    Chen, Kuan-Neng
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (09): : 1560 - 1566
  • [28] Hybrid low temperature wafer bonding and direct electrical interconnection of 3D MEMS
    Kuehne, S.
    Hierold, Ch.
    [J]. EUROSENSORS XXIV CONFERENCE, 2010, 5 : 902 - 905
  • [29] 3D MEMS fabrication using low-temperature wafer bonding with benzocyclobutene (BCB)
    Chou, TKA
    Najafi, K
    [J]. TRANSDUCERS '01: EUROSENSORS XV, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2001, : 1570 - 1573
  • [30] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration
    Dragoi, Viorel
    Pabo, Eric
    Burggraf, Juergen
    Mittendorfer, Gerald
    [J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2012, 18 (7-8): : 1065 - 1075