Plasma Activated Low-temperature Die-level Direct Bonding with Advanced Wafer Dicing Technologies for 3D Heterogeneous Integration

被引:7
|
作者
Sakuma, Katsuyuki [1 ]
Parekh, Dishit P. [1 ]
Belyansky, Michael [1 ]
Gomez, Juan-Manuel [1 ]
Skordas, Spyridon [1 ]
McHerron, Dale [1 ]
De Sousa, Isabel [2 ]
Phaneuf, Marc [2 ]
Desrochers, Martin M. [2 ]
Li, Ming [3 ]
Cheung, Yiu Ming [3 ]
So, Siu Cheung [3 ]
Kwok, So Ying [3 ]
Fan, Chun Ho [3 ]
Lau, Siu Wing [3 ]
机构
[1] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Syst, Bromont, PQ, Canada
[3] ASM Pacific Technol, Tsing Yi, Hong Kong, Peoples R China
关键词
3D; Heterogeneous integration; Die-level direct bonding; Oxide-to-Oxide; TEOS; Bevel dicing; Stealth dicing;
D O I
10.1109/ECTC32696.2021.00075
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we have demonstrated a plasma activated low-temperature die-level oxide-oxide direct bonding with advanced wafer dicing technologies. This evaluation used blanket 300-mm silicon wafers. 1 mu m Tetraethyl orthosilicate (TEOS) oxide was deposited by plasma-enhanced chemical vapor deposition (PECVD) directly on the silicon (Si) wafer surface, followed by chemical mechanical planarization (CM P). Atomic Force Microscopy (AFM) was used to examine the roughness of the wafer surface before dicing and it showed < 0.38 nm RMS and <0.30 nm R-a. Several dicing technologies such as diamond blade dicing, step-cut blade dicing, bevel blade dicing, and stealth laser dicing were evaluated for this integration scheme. In the end, diamond blade dicing has the most compatibility with many materials, but it led to large chipping on the edges of the die. Stealth laser dicing achieves edge chipping of less than 2 mu m, which is the least amount of damage among of all dicing methods tested in this study. In the bonding test, the 10 mm square silicon die was bonded to a 35-mm square silicon substrate. Both silicon die and substrate are of thickness 760 mu m. Prior to direct oxide-oxide bonding, both silicon die, and substrate went through a two-step cleaning process. The detailed process of the plasma activated die-level direct bonding is discussed.
引用
收藏
页码:408 / 414
页数:7
相关论文
共 50 条
  • [31] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration
    Viorel Dragoi
    Eric Pabo
    Jürgen Burggraf
    Gerald Mittendorfer
    [J]. Microsystem Technologies, 2012, 18 : 1065 - 1075
  • [32] Low temperature wafer-level bonding for hermetic packaging of 3D microsystems
    Tan, C. S.
    Fan, J.
    Lim, D. F.
    Chong, G. Y.
    Li, K. H.
    [J]. JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2011, 21 (07)
  • [33] Wafer-level bonding/stacking technology for 3D integration
    Ko, Cheng-Ta
    Chen, Kuan-Neng
    [J]. MICROELECTRONICS RELIABILITY, 2010, 50 (04) : 481 - 488
  • [34] Results on Aligned SiO2/SiO2 Direct Wafer-to-Wafer Low Temperature Bonding for 3D Integration
    Garnier, A.
    Angermayer, M.
    Di Cioccio, L.
    Gueguen, P.
    Wagenleitner, T.
    [J]. 2009 IEEE INTERNATIONAL SOI CONFERENCE, 2009, : 101 - +
  • [35] Wafer-level bonding and direct electrical interconnection of stacked 3D MEMS by a hybrid low temperature process
    Kuehne, S.
    Hierold, C.
    [J]. SENSORS AND ACTUATORS A-PHYSICAL, 2011, 172 (01) : 341 - 346
  • [36] Die-on-wafer and wafer-level three-dimensional (3D) integration of heterogeneous IC technologies for RF-microwave-millimeter applications
    Lu, JQ
    Devarajan, S
    Zeng, AY
    Rose, K
    Gutmann, RJ
    [J]. MATERIALS, INTEGRATION AND PACKAGING ISSUES FOR HIGH-FREQUENCY DEVICES II, 2005, 833 : 229 - 234
  • [37] Low temperature Si/Si wafer direct bonding using a plasma activated method
    Li, Dong-ling
    Shang, Zheng-guo
    Wang, Sheng-qiang
    Wen, Zhi-yu
    [J]. JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS, 2013, 14 (04): : 244 - 251
  • [38] Comparison of medium-vacuum and plasma-activated low-temperature wafer bonding
    Tan, CM
    Yu, WB
    Wei, J
    [J]. APPLIED PHYSICS LETTERS, 2006, 88 (11)
  • [39] Low temperature Si/Si wafer direct bonding using a plasma activated method
    Dong-ling Li
    Zheng-guo Shang
    Sheng-qiang Wang
    Zhi-yu Wen
    [J]. Journal of Zhejiang University SCIENCE C, 2013, 14 : 244 - 251
  • [40] Low temperature Si/Si wafer direct bonding using a plasma activated method
    Dong-ling LI
    Zheng-guo SHANG
    Sheng-qiang WANG
    Zhi-yu WEN
    [J]. Frontiers of Information Technology & Electronic Engineering, 2013, 14 (04) : 244 - 251