Plasma Activated Low-temperature Die-level Direct Bonding with Advanced Wafer Dicing Technologies for 3D Heterogeneous Integration

被引:7
|
作者
Sakuma, Katsuyuki [1 ]
Parekh, Dishit P. [1 ]
Belyansky, Michael [1 ]
Gomez, Juan-Manuel [1 ]
Skordas, Spyridon [1 ]
McHerron, Dale [1 ]
De Sousa, Isabel [2 ]
Phaneuf, Marc [2 ]
Desrochers, Martin M. [2 ]
Li, Ming [3 ]
Cheung, Yiu Ming [3 ]
So, Siu Cheung [3 ]
Kwok, So Ying [3 ]
Fan, Chun Ho [3 ]
Lau, Siu Wing [3 ]
机构
[1] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Syst, Bromont, PQ, Canada
[3] ASM Pacific Technol, Tsing Yi, Hong Kong, Peoples R China
关键词
3D; Heterogeneous integration; Die-level direct bonding; Oxide-to-Oxide; TEOS; Bevel dicing; Stealth dicing;
D O I
10.1109/ECTC32696.2021.00075
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we have demonstrated a plasma activated low-temperature die-level oxide-oxide direct bonding with advanced wafer dicing technologies. This evaluation used blanket 300-mm silicon wafers. 1 mu m Tetraethyl orthosilicate (TEOS) oxide was deposited by plasma-enhanced chemical vapor deposition (PECVD) directly on the silicon (Si) wafer surface, followed by chemical mechanical planarization (CM P). Atomic Force Microscopy (AFM) was used to examine the roughness of the wafer surface before dicing and it showed < 0.38 nm RMS and <0.30 nm R-a. Several dicing technologies such as diamond blade dicing, step-cut blade dicing, bevel blade dicing, and stealth laser dicing were evaluated for this integration scheme. In the end, diamond blade dicing has the most compatibility with many materials, but it led to large chipping on the edges of the die. Stealth laser dicing achieves edge chipping of less than 2 mu m, which is the least amount of damage among of all dicing methods tested in this study. In the bonding test, the 10 mm square silicon die was bonded to a 35-mm square silicon substrate. Both silicon die and substrate are of thickness 760 mu m. Prior to direct oxide-oxide bonding, both silicon die, and substrate went through a two-step cleaning process. The detailed process of the plasma activated die-level direct bonding is discussed.
引用
收藏
页码:408 / 414
页数:7
相关论文
共 50 条
  • [1] Advanced Dicing Technologies for Combination of Wafer to Wafer and Collective Die to Wafer Direct Bonding
    Inoue, Fumihiro
    Phommahaxay, Alain
    Podpod, Arnita
    Suhard, Samuel
    Sleeckx, Erik
    Rebibis, Kenneth June
    Miller, Andy
    Beyne, Eric
    Hoshino, Hitoshi
    Moeller, Berthold
    [J]. 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 437 - 445
  • [2] Wafer and Die Bonding Technologies for 3D Integration
    Farrens, Shari
    [J]. MATERIALS AND TECHNOLOGIES FOR 3-D INTEGRATION, 2009, 1112 : 55 - 65
  • [3] Low Temperature Wafer Bonding for Wafer-Level 3D Integration
    Dragoi, V.
    Rebhan, B.
    Burggraf, J.
    Razek, N.
    [J]. 2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 9 - 9
  • [4] Technologies for 3D Wafer Level Heterogeneous Integration
    Wolf, M. J.
    Ramm, P.
    Klumpp, A.
    Reichl, H.
    [J]. DTIP 2008: SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS, 2008, : 123 - +
  • [5] Advances in Low-Temperature Bonding Technologies for 3D Integration
    Suga, Tadatomo
    Shigekawa, Naoteru
    Higurashi, Eiji
    Takagi, Hideki
    Shimomura, Kazuhiko
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (03)
  • [6] Bonding Technologies for Chip Level and Wafer Level 3D integration
    Sakuma, Katsuyuki
    Skordas, Spyridon
    Zitzi, Jeffrey
    Perfecto, Eric
    Guthrie, William
    Guerin, Luc
    Langlois, Richard
    Liu, Hsichang
    Ramachandran, Koushik
    Lin, Wei
    Winste, Kevin
    Kohara, Sayuri
    Sueoka, Kuniaki
    Angyal, Matthew
    Graves-Abel, Troy
    Berger, Daniel
    Knickerbocker, John
    Iyer, Subramanian
    [J]. 2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 647 - 654
  • [7] Low Temperature Hybrid Wafer Bonding for 3D Integration
    Damian, A. A.
    Poelma, R. H.
    van Zeijl, H. W.
    Zhang, G. Q.
    [J]. 2013 14TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2013,
  • [8] Plasma activation for low-temperature wafer direct bonding
    Reiche, M
    Wiegand, M
    Dragoi, V
    [J]. SEMICONDUCTOR WAFER BONDING: SCIENCE, TECHNOLOGY, AND APPLICATIONS V, PROCEEDINGS, 2001, 99 (35): : 292 - 301
  • [9] LOW TEMPERATURE ADHESIVE WAFER BONDING USING OSTE(+) FOR HETEROGENEOUS 3D MEMS INTEGRATION
    Forsberg, Fredrik
    Saharil, Farizah
    Stemme, Goran
    Roxhed, Niclas
    van der Wijngaart, Wouter
    Haraldsson, Tommy
    Niklaus, Frank
    [J]. 26TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS 2013), 2013, : 343 - 346
  • [10] Chip to Wafer Direct Bonding Technologies for High Density 3D Integration
    Sanchez, L.
    Bally, L.
    Montmayeul, B.
    Fournel, F.
    Dafonseca, J.
    Augendre, E.
    Di Cioccio, L.
    Carron, V.
    Signamarcheix, T.
    Taibi, R.
    Mermoz, S.
    Lecarpentier, G.
    [J]. 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1960 - 1964