Low power design of an acoustic echo canceller GMDFα algorithm on dedicated VLSI architectures

被引：1
|
作者：
Gailhard, S
Julien, N
Baganne, A
Martin, E
机构：
来源：
NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS | 1999年
关键词：
D O I：
10.1109/GLSV.1999.757447
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The acoustic echo cancellation with adaptive filters is a computationally intensive problem that needs real time cost effective solutions for embedded systems. Low Power optimized signal processing architectures are likely to provide such solutions in the future. In this paper, we present different real-time optimized architectures of the popular Gmdf alpha algorithm, obtained by a HLS CAD tool providing trade-off between area and power dissipation.
引用
收藏
页码：334 / 335
页数：2
相关论文
共 50 条
  • [41] LOW COMPLEXITY NLMS FOR MULTIPLE LOUDSPEAKER ACOUSTIC ECHO CANCELLER USING RELATIVE LOUDSPEAKER TRANSFER FUNCTIONS
    Schwartz, Ofer
    Habets, Emanuel A. P.
    Gannot, Sharon
    2020 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, 2020, : 446 - 450
  • [42] A low power algorithm for reconfigurable VLSI/WSI arrays
    Wu, JA
    Srikanthan, T
    Patel, CR
    ESA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2003, : 237 - 242
  • [43] An evolutionary algorithm for low power VLSI cell placement
    Minhas, MR
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 1540 - 1543
  • [44] A dedicated very low power analog VLSI architecture for smart adaptive systems
    Valle, M
    Diotalevi, F
    APPLIED SOFT COMPUTING, 2004, 4 (03) : 206 - 226
  • [45] A Survey on Power Gating Techniques in Low Power VLSI Design
    Srikanth, G.
    Bhaskara, Bhanu M.
    Rani, M. Asha
    INFORMATION SYSTEMS DESIGN AND INTELLIGENT APPLICATIONS, VOL 3, INDIA 2016, 2016, 435 : 297 - 307
  • [46] Physical Aware Low Power Clock Gates Synthesis Algorithm for High Speed VLSI Design
    Kiong, Teng Siong
    Soin, Norhayati
    2009 INTERNATIONAL CONFERENCE FOR TECHNICAL POSTGRADUATES (TECHPOS 2009), 2009, : 181 - 185
  • [47] Low-power design of array architectures
    Soudris, D
    Theodoridis, G
    Theoharis, S
    Thanailakis, A
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 120 - 123
  • [48] Low power full search block matching motion estimation VLSI architectures
    Elgamel, MA
    Bayoumi, MA
    Shams, AM
    Zavidovique, B
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2004, 13 (06) : 1271 - 1288
  • [49] Low-power VLSI architectures for OFDM transmitters based on PAPR reduction
    Giannopoulos, T
    Paliouras, V
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 177 - 186
  • [50] Low power high throughput reconfigurable stream cipher hardware VLSI architectures
    Sakthivel, R. (rsakthivel@vit.ac.in), 1600, Inderscience Enterprises Ltd., 29, route de Pre-Bois, Case Postale 856, CH-1215 Geneva 15, CH-1215, Switzerland (06):
12345