Low-power VLSI architectures for OFDM transmitters based on PAPR reduction

被引：0

作者：

Giannopoulos, T ^{[1
]}

Paliouras, V ^{[1
]}

机构：

[1] Univ Patras, Dept Elect & Comp Engn, Patras 25600, Greece

来源：

INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2005年 / 3728卷

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper introduces a quantitative approach to the reduction of system-level power dissipation reducing the Peak-to-Average Power Ratio (PAPR) in multicarrier systems. In particular introduces a VLSI implementation of Partial Transmit Sequences (PTS) approach. PTS is a distortionless Peak-to-Average Power Ratio (PAPR) reduction scheme suitable for Orthogonal Frequency Division Multiplexing (OFDM) which imposes low additional complexity to the overall system. We show that the application of this method reduces the power consumption of the complete digital-analog system by even 12.6%. Furthermore, this paper examines theoretically the relationship between the achieved PAPR reduction and the corresponding PA efficiency. Subsequently the achieved PAPR reduction and the corresponding power saving are evaluated via simulation.

引用

页码：177 / 186

页数：10

共 50 条

[1] Low-power maximum magnitude computation for PAPR reduction in OFDM transmitters
Giannopoulos, Th.
Paliouras, V.
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 203 - 213
[2] PAPR reduction for beamforming OFDM transmitters
Thomas, Timothy A.
Jones, Douglas L.
2006 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-13, 2006, : 3959 - 3962
[3] Low-power saturated arithmetic and its application in VLSI architectures for OFDM modems
Karagianni, K.
Paliouras, V.
Giannopoulos, Th.
2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 200 - 204
[4] Low-power VLSI decoder architectures for LDPC codes
Mansour, MM
Shanbhag, NR
ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 284 - 289
[5] A novel technique for low-power D/A conversion based on PAPR reduction
Giannopoulos, Th.
Paliouras, V.
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4999 - +
[6] Low-power VLSI implementation of the Inner Receiver for OFDM-based WLAN systems
Troya, Alfonso
Maharatna, Koushik
Krstic, Milos
Grass, Eckhard
Jagdhold, Ulrich
Kraemer, Rolf
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (02) : 672 - 686
[7] Peak to average power reduction for low-power OFDM systems
Huang, Everest W.
Wornell, Gregory W.
2007 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-14, 2007, : 2924 - 2929
[8] PAPR reduction and low power-consumption LDO in OFDM transceiver
Bing, Liu
Hong, Wu
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2025, 122 (03)
[9] LOW-POWER VLSI DESIGN
ROY, K
CHATTERJEE, A
IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (04): : 6 - 7
[10] Low-power adaptive filter architectures via strength reduction
Goel, M
Shanbhag, NR
1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 217 - 220

← 1 2 3 4 5 →