Low power design of an acoustic echo canceller GMDFα algorithm on dedicated VLSI architectures

被引：1
|
作者：
Gailhard, S
Julien, N
Baganne, A
Martin, E
机构：
来源：
NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS | 1999年
关键词：
D O I：
10.1109/GLSV.1999.757447
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The acoustic echo cancellation with adaptive filters is a computationally intensive problem that needs real time cost effective solutions for embedded systems. Low Power optimized signal processing architectures are likely to provide such solutions in the future. In this paper, we present different real-time optimized architectures of the popular Gmdf alpha algorithm, obtained by a HLS CAD tool providing trade-off between area and power dissipation.
引用
收藏
页码：334 / 335
页数：2
相关论文
共 50 条
  • [31] Algorithm design of a stereophonic acoustic echo canceler system
    Gänsler, T
    Benesty, J
    Diethorn, EJ
    Fischer, V
    PROCEEDINGS OF THE 2001 IEEE WORKSHOP ON THE APPLICATIONS OF SIGNAL PROCESSING TO AUDIO AND ACOUSTICS, 2001, : 179 - 182
  • [32] Acoustic Echo and Noise Canceller Using Shared-Error Normalized Least Mean Square Algorithm
    Iwai, Kenta
    Nishiura, Takanobu
    PROCEEDINGS OF 2022 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2022, : 281 - 285
  • [33] A fast affine projection algorithm for an acoustic echo canceller using a fixed-point DSP processor
    Oh, S
    Linebarger, D
    Priest, B
    Raghothaman, B
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 4121 - 4124
  • [34] Algorithm and VLSI Architecture Design of Low-Power SPIHT Decoder for mHealth Applications
    Hsieh, Jui-Hung
    Shih, Meng-Ju
    Huang, Xin-Hao
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2018, 12 (06) : 1450 - 1457
  • [35] Low power VLSI CMOS circuit design
    Elmasry, MI
    ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 4 - 4
  • [36] Low power VLSI architectures for variable-length encoding and decoding
    Molloy, S
    Jain, R
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 997 - 1000
  • [37] Low-power design and analysis for VLSI
    Wang, Yanbo
    Wu, Jin
    Chang, Changyuan
    Wei, Tongli
    Dianzi Qijian/Journal of Electron Devices, 2002, 25 (02):
  • [38] Robust double-talk detection in the acoustic echo canceller using normalized error signal power
    Heo, Wonchul
    Kim, Taehwan
    Bae, Keunsung
    2007 9TH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOLS 1-3, 2007, : 724 - 727
  • [39] Low Power Design of VLSI Circuits and Systems
    Hao, Peiyi
    Wang, Hongfeng
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 17 - +
  • [40] Survey of low power techniques for VLSI design
    deAngel, E
    Swartzlander, EE
    EIGHTH ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1996 PROCEEDINGS, 1996, : 159 - 169
12345