A 32 kb Macro with 8T Soft Error Robust, SRAM Cell in 65-nm CMOS

被引：25

作者：

Shah, Jaspal Singh ^{[1
]}

Nairn, David ^{[2
]}

Sachdev, Manoj ^{[2
]}

机构：

[1] Univ Waterloo, Waterloo, ON N2L 3G1, Canada

[2] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2015年 / 62卷 / 03期

关键词：

Hardened by design (HBD); single-event upset (SEU); soft-error rate (SER); soft-error robust; SRAM; DESIGN; UPSETS;

D O I：

10.1109/TNS.2015.2429589

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 32-kb macro containing an eight-transistor soft error robust SRAM cell with differential read and write capabilities is presented. The 8T cell does not have dedicated access transistors, and its quad-latch configuration stores data on four interlocked storage nodes. The macro was designed in a 65-nm CMOS process. The cell demonstrates excellent read data stability down to 0.55 V and is well suited for low-voltage, low-power applications. Neutron radiation testing on the macro exhibits at least 15x improvement in Failure in Time (FIT) rate compared with the conventional 6T SRAM cell in 65-nm CMOS technology.

引用

页码：1367 / 1374

页数：8

共 50 条

[21] The multiport CMOS memory cell based on the DICE trigger with two spaced transistor groups for hardened 65-nm CMOS SRAM
Katunin, Yuri V.
Stenin, Vladimir Ya.
2016 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON), 2016,
[22] A Robust 8T FinFET SRAM Cell with Improved Stability for Low Voltage Applications
Kushwah, C. B.
Dwivedi, Devesh
Sathisha, N.
Rengarajan, Krishnan S.
2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
[23] A 256-Kb dual-VCC SRAM building block in 65-nm CMOS process with actively clamped sleep transistor
Khellah, Muhammad
Somasekhar, Dinesh
Ye, Yibin
Kim, Nam Sung
Howard, Jason
Ruhl, Greg
Sunna, Murad
Tschanz, James
Borkar, Nitin
Hamzaoglu, Fatih
Pandya, Gunjan
Farhang, Ali
Zhang, Kevin
De, Vivek
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (01) : 233 - 242
[24] A sub-600-mV, fluctuation tolerant 65-nm CMOS SRAM array with dynamic cell biasing
Bhavnagarwala, Azeez J.
Kosonocky, Stephen
Radens, Carl
Chan, Yuen
Stawiasz, Kevin
Srinivasan, Uma
Kowalczyk, Steven P.
Ziegler, Matthew M.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) : 946 - 955
[25] Parametric Faults in Computing-in-Memory Applications of a 4kb Read-Decoupled 8T SRAM Array in 40nm CMOS
Hong, Hao-Chiao
Chen, Chien-Hung
Chen, Yu-Wun
2023 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA, 2023,
[26] Underground Experiment and Modeling of Alpha Emitters Induced Soft-Error Rate in CMOS 65 nm SRAM
Martinie, Sebastien
Autran, Jean-Luc
Sauze, Sebastien
Munteanu, Daniela
Uznanski, Slawosz
Roche, Philippe
Gasiot, Gilles
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (04) : 1048 - 1053
[27] A 32-KB HIGH-SPEED 8T SRAM WITH FINE-GRAINED BITLINE STACKING FOR LEAKAGE REDUCTION IN 7NM TECHNOLOGY
Zhou, Fei
Hu, Xiaoli
Wang, Guoxing
2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
[28] Improvement of Poly-Pimple-Induced Device Mismatch on 6T-SRAM at 65-nm CMOS Technology
Hu, Chan-Yuan
Chen, Jone F.
Chen, Shih-Chih
Chang, Shoou-Jinn
Lee, Kay-Ming
Lee, Chih-Ping
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (04) : 956 - 959
[29] A 512kb 8T SRAM Macro Operating Down to 0.57 V With an AC-Coupled Sense Amplifier and Embedded Data-Retention-Voltage Sensor in 45 nm SOI CMOS
Qazi, Masood
Stawiasz, Kevin
Chang, Leland
Chandrakasan, Anantha P.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (01) : 85 - 96
[30] Design and analysis of single-ended robust low power 8T SRAM cell
Gupta, Neha
Pahuja, Hitesh
4TH INTERNATIONAL CONFERENCE ON ADVANCEMENTS IN ENGINEERING & TECHNOLOGY (ICAET-2016), 2016, 57

← 1 2 3 4 5 →