A 32 kb Macro with 8T Soft Error Robust, SRAM Cell in 65-nm CMOS

被引：25

作者：

Shah, Jaspal Singh ^{[1
]}

Nairn, David ^{[2
]}

Sachdev, Manoj ^{[2
]}

机构：

[1] Univ Waterloo, Waterloo, ON N2L 3G1, Canada

[2] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2015年 / 62卷 / 03期

关键词：

Hardened by design (HBD); single-event upset (SEU); soft-error rate (SER); soft-error robust; SRAM; DESIGN; UPSETS;

D O I：

10.1109/TNS.2015.2429589

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 32-kb macro containing an eight-transistor soft error robust SRAM cell with differential read and write capabilities is presented. The 8T cell does not have dedicated access transistors, and its quad-latch configuration stores data on four interlocked storage nodes. The macro was designed in a 65-nm CMOS process. The cell demonstrates excellent read data stability down to 0.55 V and is well suited for low-voltage, low-power applications. Neutron radiation testing on the macro exhibits at least 15x improvement in Failure in Time (FIT) rate compared with the conventional 6T SRAM cell in 65-nm CMOS technology.

引用

页码：1367 / 1374

页数：8

共 50 条

[41] High Speed 8T SRAM Cell Design with Improved Read Stability at 180nm Technology
Raikwal, P.
Neema, V.
Verma, A.
2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 2, 2017, : 563 - 568
[42] Reliability Improvement on SRAM Physical Unclonable Function (PUF) Using an 8T Cell in 28 nm FDSOI
Su, Zexin
Li, Bo
Zhang, Weidong
Gao, Jiantou
Su, Xiaohui
Zhang, Gang
Ren, Hongyu
Lu, Peng
Liu, Fanyu
Zhao, Fazhan
Li, Shi
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2022, 69 (03) : 333 - 339
[43] Comparison of 130 nm Technology 6T and 8T SRAM Cell Designs for Near-Threshold Operation
Kutila, Mika
Paasio, Ari
Lehtonen, Teijo
2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 925 - 928
[44] A 32kb SRAM for Error-Free and Error-Tolerant Applications with Dynamic Energy-Quality Management in 28nm CMOS
Frustaci, Fabio
Khayatzadeh, Mahmood
Blaauw, David
Sylvester, Dennis
Alioto, Massimo
2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 244 - +
[45] Angular Dependency of Neutron-Induced Multiple Cell Upsets in 65-nm 10T Subthreshold SRAM
Harada, Ryo
Abe, Shin-Ichiro
Fuketa, Hiroshi
Uemura, Taiki
Hashimoto, Masanori
Watanabe, Yukinobu
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (06) : 2791 - 2795
[46] Low Voltage 7T SRAM cell in 32nm CMOS Technology Node
Rawat, Bhawna
Gupta, Kirti
Goel, Nidhi
2018 INTERNATIONAL CONFERENCE ON COMPUTING, POWER AND COMMUNICATION TECHNOLOGIES (GUCON), 2018, : 231 - 234
[47] Design of a High Performance 1 Kb SRAM Array Using Proposed Soft Error Hardened 12T SRAM Cell
Kumar, R. Manoj
Sridevi, P., V
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (14)
[48] A new asymmetric 6T SRAM cell with a write assist technique in 65 nm CMOS technology
Farkhani, Hooman
Peiravi, Ali
Moradi, Farshad
MICROELECTRONICS JOURNAL, 2014, 45 (11) : 1556 - 1565
[49] Design and Iso-Area Vmin Analysis of 9T Subthreshold SRAM With Bit-Interleaving Scheme in 65-nm CMOS
Chang, Ming-Hung
Chiu, Yi-Te
Hwang, Wei
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (07) : 429 - 433
[50] Read Static Noise Margin Decrease of 65-nm 6-T SRAM Cell Induced by Total Ionizing Dose
Zheng, Qiwen
Cui, Jiangwei
Yu, Xuefeng
Lu, Wu
He, Chengfa
Ma, Teng
Zhao, Jinghao
Ren, Diyuan
Guo, Qi
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (02) : 691 - 697

← 1 2 3 4 5 →