Machine Learning for IC Design and Technology Co-Optimization in Extreme Scaling

被引：0
|
作者：
Pan, David Z. [1 ]
机构：
[1] Univ Texas Austin, Austin, TX 78712 USA
来源：
2018 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT) | 2018年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页数：1
相关论文
共 50 条
  • [1] Machine Learning for IC Design and Technology Co-Optimization in Extreme Scaling
    Pan, David Z.
    [J]. 2018 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2018,
  • [2] Cell Library Characterization using Machine Learning for Design Technology Co-Optimization
    Klemme, Florian
    Chauhan, Yogesh
    Henkel, Joerg
    Amrouch, Hussam
    [J]. 2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [3] Machine Learning Prediction for Design and System Technology Co-Optimization Sensitivity Analysis
    Cheng, Chung-Kuan
    Ho, Chia-Tung
    Holtz, Chester
    Lee, Daeyeal
    Lin, Bill
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (08) : 1059 - 1072
  • [4] Design Space Exploration With Machine Learning Co-Optimization
    Chuang, Quek Li
    Chong, Ang Boon
    Cheng, Lee Chia
    Ian, Koh Jid
    Farahanim, Nordin Nor
    Lok, Mei Ghee
    Hong, Phang Eng
    [J]. 2024 IEEE SYMPOSIUM ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, ISIEA 2024, 2024,
  • [5] Design and System Technology Co-Optimization Sensitivity Prediction for VLSI Technology Development using Machine Learning
    Cheng, Chung-Kuan
    Ho, Chia-Tung
    Holtz, Chester
    Lin, Bill
    [J]. 2021 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PATHFINDING (SLIP 2021), 2021, : 8 - 15
  • [6] System and Design Technology Co-optimization of Chiplet-based AI Accelerator with Machine Learning
    Mishty, Kaniz
    Sadi, Mehdi
    [J]. PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 697 - 702
  • [7] Multi-Source Transfer Learning for Design Technology Co-Optimization
    Lee, Jakang
    Lee, Jaeseung
    Park, Seonghyeon
    Kang, Seokhyeong
    [J]. 2023 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED, 2023,
  • [8] Scaling Beyond 7nm: Design-Technology Co-optimization at the Rescue
    Ryckaert, Julien
    [J]. PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), 2016, : 89 - 89
  • [9] Energy Efficient Design Through Design and Technology Co-Optimization Near the Finish Line of CMOS Scaling
    Li, Shenggao
    Tsai, Chien-Chun
    Soenen, Eric
    Lee, Frank J. C.
    Hsieh, Cheng-Hsiang
    [J]. IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC 2021), 2021,
  • [10] New-Generation Design-Technology Co-Optimization (DTCO): Machine-Learning Assisted Modeling Framework
    Zhang, Zhe
    Wang, Runsheng
    Chen, Cheng
    Huang, Qianqian
    Wang, Yangyuan
    Hu, Cheng
    Wu, Dehuang
    Wang, Joddy
    Huang, Ru
    [J]. 2019 SILICON NANOELECTRONICS WORKSHOP (SNW), 2019, : 17 - 18
12345