共 50 条
- [1] Ab Initio for Design-Technology Co-Optimization [J]. DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION XV, 2021, 11614
- [2] The Past, Present, and Future of Design-Technology Co-Optimization [J]. 2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
- [3] Design-Technology Co-Optimization for Reliability and Quality in Advanced Nodes [J]. DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION XV, 2021, 11614
- [4] Density Aware Cell Library Design for Design-Technology Co-Optimization [J]. PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 261 - 261
- [5] Design-Technology Co-optimization for Cryogenic Tensor Processing Unit [J]. 2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 1 - 4
- [6] Design-technology co-optimization for 2D electronics [J]. NATURE ELECTRONICS, 2023, 6 (11) : 803 - 804
- [8] Logic Block Level Design-Technology Co-Optimization is the New Moore's Law [J]. 2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020), 2020,
- [9] Demonstrating the Benefits of Template-based Design-technology Co-optimization [J]. DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION IV, 2010, 7641