New-Generation Design-Technology Co-Optimization (DTCO): Machine-Learning Assisted Modeling Framework

被引:13
|
作者
Zhang, Zhe [1 ]
Wang, Runsheng [1 ]
Chen, Cheng [1 ]
Huang, Qianqian [1 ]
Wang, Yangyuan [1 ]
Hu, Cheng [2 ]
Wu, Dehuang [2 ]
Wang, Joddy [2 ]
Huang, Ru [1 ]
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
[2] Synopsys Inc, Mountain View, CA 94043 USA
关键词
D O I
10.23919/snw.2019.8782897
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose a machine-learning assisted modeling framework in design -technology cooptimization (DTCO) flow. Neural network (NN) based surrogate model is used as an alternative of compact model of new devices without prior knowledge of device physics to predict device and circuit electrical characteristics. This modeling framework is demonstrated and verified in FinFET with high predicted accuracy in device and circuit level. Details about the data handling and prediction results are discussed. Moreover, same framework is applied to new mechanism device tunnel FET (TFET) to predict device and circuit characteristics. This work provides new modeling method for DTCO flow.
引用
收藏
页码:17 / 18
页数:2
相关论文
共 50 条
  • [1] Ab Initio for Design-Technology Co-Optimization
    Aboud, Shela J.
    Huang, Joanne
    Cobb, Jonathan
    Gunst, Tue
    Asenov, Plamen
    Dam, Thuc
    Borges, Ricardo
    [J]. DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION XV, 2021, 11614
  • [2] The Past, Present, and Future of Design-Technology Co-Optimization
    Yeric, Greg
    Cline, Brian
    Sinha, Saurabh
    Pietromonaco, David
    Chandra, Vikas
    Aitken, Rob
    [J]. 2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [3] Design-Technology Co-Optimization for Reliability and Quality in Advanced Nodes
    Shroff, Mehul D.
    Loke, Alvin L. S.
    [J]. DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION XV, 2021, 11614
  • [4] Density Aware Cell Library Design for Design-Technology Co-Optimization
    Nishizawa, Shinichi
    Nakura, Toru
    [J]. PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 261 - 261
  • [5] Design-Technology Co-optimization for Cryogenic Tensor Processing Unit
    Kang, Dong Suk
    Yu, Shimeng
    [J]. 2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 1 - 4
  • [6] Design-technology co-optimization for 2D electronics
    Zhu, Jiadi
    Palacios, Tomas
    [J]. NATURE ELECTRONICS, 2023, 6 (11) : 803 - 804
  • [7] Review of computational lithography modeling: focusing on extending optical lithography and design-technology co-optimization
    Lai, Kafai
    [J]. ADVANCED OPTICAL TECHNOLOGIES, 2012, 1 (04) : 249 - 267
  • [8] Logic Block Level Design-Technology Co-Optimization is the New Moore's Law
    Moroz, Victor
    Lin, Xi-Wei
    Dam, Thuc
    [J]. 2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020), 2020,
  • [9] Demonstrating the Benefits of Template-based Design-technology Co-optimization
    Liebmann, Lars
    Hibbeler, Jason
    Hieter, Nathaniel
    Pileggi, Larry
    Jhaveri, Tejas
    Moe, Matthew
    Rovner, Vyacheslav
    [J]. DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION IV, 2010, 7641
  • [10] Design-Technology Co-Optimization for NVM-Based Neuromorphic Processing Elements
    Song, Shihao
    Balaji, Adarsha
    Das, Anup
    Kandasamy, Nagarajan
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2022, 21 (06)