High-Speed Pseudo-CMOS Circuits Using Bulk Accumulation a-IGZO TFTs

被引:57
|
作者
Chen, Yuanfeng [1 ]
Geng, Di [1 ]
Mativenga, Mallory [1 ]
Nam, Hyoungsik [1 ]
Jang, Jin [1 ]
机构
[1] Kyung Hee Univ, Dept Informat Display, Adv Display Res Ctr, Seoul 130701, South Korea
关键词
a-IGZO TFTs; bulk accumulation; pseudo-CMOS; ring oscillator; THIN-FILM TRANSISTORS; GATE OFFSET STRUCTURE; ILLUMINATION; INSTABILITY;
D O I
10.1109/LED.2014.2379700
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a way to achieve high-speed circuits with dual-gate (DG) bulk-accumulation back-channel-etched (BCE) amorphous indium-gallium-zinc-oxide (a-IGZO) thin-film transistors (TFTs) using the pseudo-CMOS structure. The DG BCE a-IGZO TFTs exhibit field-effect mobility (mu(FE)), threshold voltage (V-th), and subthreshold swing of 30 +/- 3 cm(2)/Vs, 2 +/- 0.5 V, and 120 +/- 30 mV/decade, respectively. For input voltage (V-DD) of 20 V, seven-stage pseudo-CMOS ring oscillators implemented with the BCE bulk-accumulation a-IGZO TFTs show oscillation frequency of 6.51 MHz, which corresponds to a propagation delay time of 11 ns/stage and is faster than the 17 ns/stage delay of the fastest single-gate-driven ratioed coplanar a-IGZO TFT circuits.
引用
收藏
页码:153 / 155
页数:3
相关论文
共 50 条
  • [31] HIGH-SPEED CIRCUITS USING TUNNEL DIODES
    CHIBA, K
    TAMARU, K
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1966, 49 (01): : 36 - &
  • [32] ESD Protection Design for High-Speed Circuits in Nanoscale CMOS Process
    Lin, Chun-Yu
    Chang, Rong-Kun
    2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
  • [33] Optimal design of power distribution network for high-speed CMOS circuits
    Formerly Shibaura Institute of Technology, 3-7-5 Toyosu, Koto-ku, Tokyo, Japan
    J. Jpn. Inst. Electron. Packag., 5 (337-343):
  • [34] HIGH-SPEED AND COMPACT CMOS CIRCUITS WITH MULTIPILLAR SURROUNDING GATE TRANSISTORS
    NITAYAMA, A
    HORIGUCHI, F
    TAKATO, H
    OKABE, N
    SUNOUCHI, K
    HIEDA, K
    MASUOKA, F
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) : 2605 - 2606
  • [35] High-speed CMOS image sensor circuits with in situ frame storage
    Kleinfelder, S
    Chen, YD
    Kwiatkowski, K
    Shah, A
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (04) : 1648 - 1656
  • [36] High-performance SEGISFET pH Sensor using the structure of double-gate a-IGZO TFTs with engineered gate oxides
    Pyo, Ju-Young
    Cho, Won-Ju
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2017, 32 (03)
  • [37] HIGH-SPEED BULK CMOS C2L MICROPROCESSOR
    DINGWALL, AGF
    STRICKER, RE
    SINNIGER, JO
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1977, 12 (05) : 457 - 462
  • [38] High speed a-IGZO TFT-based gate driver by using back channel etched structure
    Um, Jae Gwang
    Mativenga, Mallory
    Geng, Di
    Li, Xiuling
    Jang, Jin
    Digest of Technical Papers - SID International Symposium, 2014, 45 (01): : 968 - 971
  • [39] Optimized Biasing Technique for High-Speed Digital Circuits with Advanced CMOS Nanotechnology
    Wang, Bo
    Chen, Dianyong
    Liang, Bangli
    Kwasniewski, Tad
    2008 1ST MICROSYSTEMS AND NANOELECTRONICS RESEARCH CONFERENCE, 2008, : 181 - 184
  • [40] Development of low-voltage and high-speed CMOS/SIMOX devices and circuits
    Zhang, Xing
    Xi, Xuemei
    Wang, Rangyuan
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 1997, 18 (02): : 124 - 127