High-Speed Pseudo-CMOS Circuits Using Bulk Accumulation a-IGZO TFTs

被引:57
|
作者
Chen, Yuanfeng [1 ]
Geng, Di [1 ]
Mativenga, Mallory [1 ]
Nam, Hyoungsik [1 ]
Jang, Jin [1 ]
机构
[1] Kyung Hee Univ, Dept Informat Display, Adv Display Res Ctr, Seoul 130701, South Korea
关键词
a-IGZO TFTs; bulk accumulation; pseudo-CMOS; ring oscillator; THIN-FILM TRANSISTORS; GATE OFFSET STRUCTURE; ILLUMINATION; INSTABILITY;
D O I
10.1109/LED.2014.2379700
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a way to achieve high-speed circuits with dual-gate (DG) bulk-accumulation back-channel-etched (BCE) amorphous indium-gallium-zinc-oxide (a-IGZO) thin-film transistors (TFTs) using the pseudo-CMOS structure. The DG BCE a-IGZO TFTs exhibit field-effect mobility (mu(FE)), threshold voltage (V-th), and subthreshold swing of 30 +/- 3 cm(2)/Vs, 2 +/- 0.5 V, and 120 +/- 30 mV/decade, respectively. For input voltage (V-DD) of 20 V, seven-stage pseudo-CMOS ring oscillators implemented with the BCE bulk-accumulation a-IGZO TFTs show oscillation frequency of 6.51 MHz, which corresponds to a propagation delay time of 11 ns/stage and is faster than the 17 ns/stage delay of the fastest single-gate-driven ratioed coplanar a-IGZO TFT circuits.
引用
收藏
页码:153 / 155
页数:3
相关论文
共 50 条
  • [41] Design of parallel image compression circuits for high-speed CMOS image sensors
    Nishikawa, Yukinari
    Kawahito, Shoji
    Furuta, Masanori
    Tamura, Toshihiro
    Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers, 2007, 61 (03): : 369 - 377
  • [42] A high-speed and power efficient CMOS dynamic comparator for data converter circuits
    Brindha, K.
    Manjula, J.
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2024, 37 (04)
  • [43] HIGH-SPEED DYNAMIC REFERENCE VOLTAGE (DRV) CMOS/ECL INTERFACE CIRCUITS
    GU, RX
    ELMASRY, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (10) : 1282 - 1287
  • [45] CMOS latch using quad for high-speed comparators
    Acharya, Venkatesh
    Viswanathan, T. Lakshmi
    Viswanathan, T. R.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (05) : 407 - 411
  • [46] HIGH-SPEED LOGIC CIRCUITS USING TUNNEL DIODES
    BERGMAN, RH
    COOPERMAN, M
    UR, H
    RCA REVIEW, 1962, 23 (02): : 152 - 186
  • [47] HIGH-SPEED MOSFET CIRCUITS USING ADVANCED LITHOGRAPHY
    CRITCHLOW, DL
    COMPUTER, 1976, 9 (02) : 31 - 37
  • [48] A high-speed lateral PIN polysilicon photodiode on standard bulk CMOS process
    Zou, Wanghui
    Xia, Yu
    Chen, Diping
    Zeng, Yun
    SOLID-STATE ELECTRONICS, 2017, 129 : 61 - 65
  • [49] True Nonvolatile High-speed DRAM Cells Using Tailored Ultrathin IGZO
    Hu, Qianlan
    Gu, Chengru
    Li, Qijun
    Zhu, Shenwu
    Liu, Shiyuan
    Li, Yu
    Zhang, Lining
    Huang, Ru
    Wu, Yanqing
    ADVANCED MATERIALS, 2023, 35 (20)
  • [50] Sheet-Type Flexible Organic Active Matrix Amplifier System Using Pseudo-CMOS Circuits With Floating-Gate Structure
    Yokota, Tomoyuki
    Sekitani, Tsuyoshi
    Tokuhara, Takeyoshi
    Take, Naoya
    Zschieschang, Ute
    Klauk, Hagen
    Takimiya, Kazuo
    Huang, Tsung-Ching
    Takamiya, Makoto
    Sakurai, Takayasu
    Someya, Takao
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (12) : 3434 - 3441