Analytical Model of Contact Resistance in Vertically Stacked Nanosheet FETs for Sub-3-nm Technology Node

被引:13
|
作者
Jung, Seung-Geun [1 ]
Kim, Jeong-Kyu [2 ]
Yu, Hyun-Yong [1 ]
机构
[1] Korea Univ, Sch Elect Engn, Seoul 02841, South Korea
[2] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
基金
新加坡国家研究基金会;
关键词
Contact resistance; contact resistivity; contact size; drain; gate-all around FET (GAAFET); nanosheet FET (NSHFET); silicide; source; spreading resistance; SCHOTTKY-BARRIER HEIGHT; N-TYPE; SERIES RESISTANCE; SI; SILICIDE; DEPENDENCE; INTERFACES; COSI2; NISI;
D O I
10.1109/TED.2022.3143473
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For the first time, a novel analytical model of contact resistance (R-contact) in vertically stacked nanosheet FETs (NSHFETs) with a silicide/Si (100) contact for a sub-3-nm node is presented. Generally, R-contact consists of the interface resistance(R-interface) and spreading resistance (R-sprea(d)). Herein, a new model of R-interface of silicide/Si (100) contact, which simultaneously considers the source/drain (S/D) doping concentration (N-si), Schottky barrier height (SBH), and SBH lowering, is demonstrated simultaneously. In addition, a new model of R(spread )that divides S/D into multiple resistance components for vertically stacked NSHFETs is suggested. In vertically stacked NSHFET with 3-nm node, for TiSi2/n-Si (100) and NiPtSi2/p-Si (100) contacts, R-spread shows more than similar to 50.0% higher values compared to R-interface. On the other hand, 3-nm node FinFET with TiSi2/n-Si (100) and NiPtSi2/p-Si (100) contacts, R-spread shows more than similar to 53.7% lower values compared to R-contact. The results show that R-spread becomes dominant in R-contact compared to R-interface when using R-s(pread) NSHFETs, in contrast to the conventional FinFETs in which R-interface is dominant in R-contact. The high R-spread of the NSHFET is mainly caused by the low nanosheet thickness and vertical pitch between the nanosheets. This study provides critical insights into the design of the source/drain of NSHFET for sub-3-nm CMOS technology.
引用
收藏
页码:930 / 935
页数:6
相关论文
共 50 条
  • [21] 30-nm Contacted Gate Pitch Back-Gate Carbon Nanotube FETs for Sub-3-nm Nodes
    Srimani, Tathagata
    Hills, Gage
    Bishop, Mindy Deanna
    Shulaker, Max M.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 132 - 138
  • [22] Series Resistance Reduction in Stacked Nanowire FETs for 7-nm CMOS Technology
    Bansal, Anil Kumar
    Jain, Ishita
    Hook, Terence B.
    Dixit, Abhisek
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2016, 4 (05): : 266 - 272
  • [23] Device and Circuit Exploration of Multi-Nanosheet Transistor for Sub-3 nm Technology Node
    Seon, Yoongeun
    Chang, Jeesoo
    Yoo, Changhyun
    Jeon, Jongwook
    ELECTRONICS, 2021, 10 (02) : 1 - 14
  • [24] Sensitivity of Source/Drain Critical Dimension Variations for Sub-5-nm Node Fin and Nanosheet FETs
    Yoon, Jun-Sik
    Jeong, Jinsu
    Lee, Seunghwan
    Baek, Rock-Hyun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (01) : 258 - 262
  • [25] Interface traps in the sub-3 nm technology node: A comprehensive analysis and benchmarking of negative capacitance FinFET and nanosheet FETs - A reliability perspective from device to circuit level
    Valasa, Sresta
    Kotha, Venkata Ramakrishna
    Vadthiya, Narendar
    MICROELECTRONICS RELIABILITY, 2024, 160
  • [26] Reduction of Process Variations for Sub-5-nm Node Fin and Nanosheet FETs Using Novel Process Scheme
    Yoon, Jun-Sik
    Lee, Seunghwan
    Lee, Junjong
    Jeong, Jinsu
    Yun, Hyeok
    Baek, Rock-Hyun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (07) : 2732 - 2737
  • [27] Metal Source-/Drain-Induced Performance Boosting of Sub-7-nm Node Nanosheet FETs
    Yoon, Jun-Sik
    Jeong, Jinsu
    Lee, Seunghwan
    Baek, Rock-Hyun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (04) : 1868 - 1873
  • [28] SRAF Optimization for sub-40nm Technology Node Contact Patterning
    Wang, Benny
    Zhang, Jasmine
    Zhu, Yu
    Huang, Vincent
    Cheng, Johnny
    Liu, Qingwei
    Shi, Xuelong
    Gu, Yiming
    Zhang, Recco
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 283 - 290
  • [29] Dielectric Material and Thermal Optimization in Sidewall Spacer Design for Junctionless Nanosheet FETs at Sub-5 nm Technology Node: An Insight into Device and Circuit Performance
    Indhur, Vanitha
    Dupati, Uma Maheshwari
    Lakkarasu, Manasa
    Sanga, Sravya
    Valasa, Sresta
    Kotha, Venkata Ramakrishna
    Bhukya, Sunitha
    Vadthiya, Narendar
    Vadthya, Bheemudu
    Malishetty, Narendar
    Maheshwaram, Satish
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2024, 13 (10)
  • [30] Design and simulation of vertically-stacked nanowire transistors at 3 nm technology nodes
    Dey, S.
    Jena, J.
    Mohapatra, E.
    Dash, T. P.
    Das, S.
    Maiti, C. K.
    PHYSICA SCRIPTA, 2020, 95 (01)