Analytical Model of Contact Resistance in Vertically Stacked Nanosheet FETs for Sub-3-nm Technology Node

被引:13
|
作者
Jung, Seung-Geun [1 ]
Kim, Jeong-Kyu [2 ]
Yu, Hyun-Yong [1 ]
机构
[1] Korea Univ, Sch Elect Engn, Seoul 02841, South Korea
[2] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
基金
新加坡国家研究基金会;
关键词
Contact resistance; contact resistivity; contact size; drain; gate-all around FET (GAAFET); nanosheet FET (NSHFET); silicide; source; spreading resistance; SCHOTTKY-BARRIER HEIGHT; N-TYPE; SERIES RESISTANCE; SI; SILICIDE; DEPENDENCE; INTERFACES; COSI2; NISI;
D O I
10.1109/TED.2022.3143473
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For the first time, a novel analytical model of contact resistance (R-contact) in vertically stacked nanosheet FETs (NSHFETs) with a silicide/Si (100) contact for a sub-3-nm node is presented. Generally, R-contact consists of the interface resistance(R-interface) and spreading resistance (R-sprea(d)). Herein, a new model of R-interface of silicide/Si (100) contact, which simultaneously considers the source/drain (S/D) doping concentration (N-si), Schottky barrier height (SBH), and SBH lowering, is demonstrated simultaneously. In addition, a new model of R(spread )that divides S/D into multiple resistance components for vertically stacked NSHFETs is suggested. In vertically stacked NSHFET with 3-nm node, for TiSi2/n-Si (100) and NiPtSi2/p-Si (100) contacts, R-spread shows more than similar to 50.0% higher values compared to R-interface. On the other hand, 3-nm node FinFET with TiSi2/n-Si (100) and NiPtSi2/p-Si (100) contacts, R-spread shows more than similar to 53.7% lower values compared to R-contact. The results show that R-spread becomes dominant in R-contact compared to R-interface when using R-s(pread) NSHFETs, in contrast to the conventional FinFETs in which R-interface is dominant in R-contact. The high R-spread of the NSHFET is mainly caused by the low nanosheet thickness and vertical pitch between the nanosheets. This study provides critical insights into the design of the source/drain of NSHFET for sub-3-nm CMOS technology.
引用
收藏
页码:930 / 935
页数:6
相关论文
共 50 条
  • [41] DC Characteristics and Dynamic Properties of Multi-Channel Nanosheet MOSFETs with and without Tungsten Metal Sidewall for Sub-3-nm Technological Nodes
    Chuang, Min-Hui
    Li, Yiming
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (06)
  • [42] Analysis of TSV-Induced Mechanical Stress and Electrical Noise Coupling in Sub 5-nm Node Nanosheet FETs for Heterogeneous 3D-ICs
    Jeong, Jinsu
    Yoon, Jun-Sik
    Baek, Rock-Hyun
    IEEE ACCESS, 2021, 9 : 16728 - 16735
  • [43] Thermal Coupling Among Channels and Its DC Modeling in Sub-7-nm Vertically Stacked Nanosheet Gate-All-Around Transistor
    Liu, Renhua
    Li, Xiaojin
    Sun, Yabin
    Li, Fei
    Shi, Yanling
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (12) : 6563 - 6570
  • [44] A 1.8-V GPIO With Design-Technology-Reliability Co-Optimization in Sub-3-nm GAA-NS Technology
    Chen, Wen-Chieh
    Chen, Shih-Hung
    Huang, Man-Ching
    Chang, Shu-Wei
    Hellings, Geert
    Groeseneken, Guido
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2025, 60 (02) : 615 - 625
  • [45] Side-Contact Architecture for p/n-Stacked-Nano-Sheet ZrS2 2D-FETs Beyond 1-nm Technology Node
    Hamada, Masaya
    Hamada, Takuya
    Kakushima, Kuniyuki
    Tsutsui, Kazuo
    Wakabayashi, Hitoshi
    TWENTIETH INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY (IWJT 2021), 2021, : 80 - 83
  • [46] Temperature influence on analog figures-of-merit of nanosheet nMOSFET devices for sub-7nm technology node
    Silva, V. C. P.
    Perina, W. F.
    Martino, J. A.
    Simoen, E.
    Veloso, A.
    Agopian, P. G. D.
    2020 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2020,
  • [47] Ultimate Contact Resistance Scaling Enabled by an Accurate Contact Resistivity Extraction Methodology for Sub-20 nm Node
    Lin, Hong-Nien
    Hsu, Wen-Wei
    Lee, Wen-Chin
    Wann, Clement H.
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 102 - 103
  • [48] Geometrical Variability Impact on the Performance of Sub-3 nm Gate-All-Around Stacked Nanosheet FET
    Yadav, Nisha
    Jadav, Sunil
    Saini, Gaurav
    SILICON, 2022, 14 (16) : 10681 - 10693
  • [49] Deep Insight into Channel Engineering of Sub-3 nm-Node P-Type Nanosheet Transistors with a Quantum Transport Model
    Khaliq, Afshan
    Zhang, Shuo
    Huang, Jun Z.
    Kang, Kai
    Yin, Wen-Yan
    PROGRESS IN ELECTROMAGNETICS RESEARCH-PIER, 2022, 174 : 75 - 88
  • [50] Investigation of Nanosheet-FET Based Logic Gates at Sub-7 nm Technology Node for Digital IC Applications
    Tayal, Shubham
    Valasa, Sresta
    Bhattacharya, Sandip
    Ajayan, J.
    Ahmed, Syed Musthak
    Jena, Biswajit
    Kaushik, Keshav
    SILICON, 2022, 14 (18) : 12261 - 12267