共 50 条
- [45] Side-Contact Architecture for p/n-Stacked-Nano-Sheet ZrS2 2D-FETs Beyond 1-nm Technology Node TWENTIETH INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY (IWJT 2021), 2021, : 80 - 83
- [46] Temperature influence on analog figures-of-merit of nanosheet nMOSFET devices for sub-7nm technology node 2020 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2020,
- [47] Ultimate Contact Resistance Scaling Enabled by an Accurate Contact Resistivity Extraction Methodology for Sub-20 nm Node 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 102 - 103