Analytical Model of Contact Resistance in Vertically Stacked Nanosheet FETs for Sub-3-nm Technology Node

被引:13
|
作者
Jung, Seung-Geun [1 ]
Kim, Jeong-Kyu [2 ]
Yu, Hyun-Yong [1 ]
机构
[1] Korea Univ, Sch Elect Engn, Seoul 02841, South Korea
[2] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
基金
新加坡国家研究基金会;
关键词
Contact resistance; contact resistivity; contact size; drain; gate-all around FET (GAAFET); nanosheet FET (NSHFET); silicide; source; spreading resistance; SCHOTTKY-BARRIER HEIGHT; N-TYPE; SERIES RESISTANCE; SI; SILICIDE; DEPENDENCE; INTERFACES; COSI2; NISI;
D O I
10.1109/TED.2022.3143473
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For the first time, a novel analytical model of contact resistance (R-contact) in vertically stacked nanosheet FETs (NSHFETs) with a silicide/Si (100) contact for a sub-3-nm node is presented. Generally, R-contact consists of the interface resistance(R-interface) and spreading resistance (R-sprea(d)). Herein, a new model of R-interface of silicide/Si (100) contact, which simultaneously considers the source/drain (S/D) doping concentration (N-si), Schottky barrier height (SBH), and SBH lowering, is demonstrated simultaneously. In addition, a new model of R(spread )that divides S/D into multiple resistance components for vertically stacked NSHFETs is suggested. In vertically stacked NSHFET with 3-nm node, for TiSi2/n-Si (100) and NiPtSi2/p-Si (100) contacts, R-spread shows more than similar to 50.0% higher values compared to R-interface. On the other hand, 3-nm node FinFET with TiSi2/n-Si (100) and NiPtSi2/p-Si (100) contacts, R-spread shows more than similar to 53.7% lower values compared to R-contact. The results show that R-spread becomes dominant in R-contact compared to R-interface when using R-s(pread) NSHFETs, in contrast to the conventional FinFETs in which R-interface is dominant in R-contact. The high R-spread of the NSHFET is mainly caused by the low nanosheet thickness and vertical pitch between the nanosheets. This study provides critical insights into the design of the source/drain of NSHFET for sub-3-nm CMOS technology.
引用
收藏
页码:930 / 935
页数:6
相关论文
共 50 条
  • [31] Pushing the Boundaries: Design and Simulation Approach of Negative Capacitance Nanosheet FETs with Ferroelectric and Dielectric Spacers at the Sub-3 nm Technology Node for Analog/RF/Mixed Signal Applications
    Valasa, Sresta
    Kotha, Venkata Ramakrishna
    Vadthiya, Narendar
    ACS APPLIED ELECTRONIC MATERIALS, 2024, 6 (05) : 3206 - 3215
  • [32] DC Performance Variations by Grain Boundary in Source/Drain Epitaxy of Sub-3-nm Nanosheet Field-Effect Transistors
    Yoon, Jun-Sik
    Jeong, Jinsu
    Lee, Seunghwan
    Lee, Junjong
    Lee, Sanguk
    Lim, Jaewan
    Baek, Rock-Hyun
    IEEE ACCESS, 2022, 10 : 22032 - 22037
  • [33] Investigation of triple vertically stacked nanosheet FET with geometric variability at advanced technology node: DC, analog and RF performance benchmarking
    Dewangan, Ram Krishna
    Singh, Vinay Kumar
    Khan, Mohammad Rafique
    PHYSICA SCRIPTA, 2025, 100 (03)
  • [34] Design Insights into Thermal Performance of Vertically Stacked JL-NSFET with High-k Gate Dielectric for Sub 5-nm Technology Node
    Valasa, Sresta
    Tayal, Shubham
    Thoutam, Laxman Raju
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (04)
  • [35] A Novel Sub-5-nm Node Dual-Workfunction Folded Cascode Nanosheet FETs for Low Power Mobile Applications
    Yoon, Jun-Sik
    Baek, Rock-Hyun
    IEEE ACCESS, 2020, 8 : 196975 - 196978
  • [36] Comprehensive Analysis of Source and Drain Recess Depth Variations on Silicon Nanosheet FETs for Sub 5-nm Node SoC Application
    Jeong, Jinsu
    Yoon, Jun-Sik
    Lee, Seunghwan
    Baek, Rock-Hyun
    IEEE ACCESS, 2020, 8 : 35873 - 35881
  • [37] Analytical study on small contact hole process for sub-65 nm node generation
    Kim, HW
    Yoon, JY
    Hah, JH
    Woo, SG
    Cho, HK
    Moon, JT
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2004, 22 (06): : L38 - L43
  • [38] Piezoresistive sensitivity enhancement below threshold voltage in sub-5 nm node using junctionless multi-nanosheet FETs
    Kumar, Nitish
    Joshi, Khanjan
    Gupta, Ankur
    Singh, Pushpapraj
    NANOTECHNOLOGY, 2024, 35 (33)
  • [39] Analog Figures of Merit of Vertically Stacked Silicon Nanosheets nMOSFETs With Two Different Metal Gates for the Sub-7 nm Technology Node Operating at High Temperatures
    Silva, Vanessa C. P.
    Perina, Welder F.
    Martino, Joao A.
    Simoen, Eddy
    Veloso, Anabela
    Agopian, Paula G. D.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (07) : 3630 - 3635
  • [40] Geometrical Variability Impact on the Performance of Sub - 3 nm Gate-All-Around Stacked Nanosheet FET
    Nisha Yadav
    Sunil Jadav
    Gaurav Saini
    Silicon, 2022, 14 : 10681 - 10693