Logic design for on-chip test clock generation - Implementation details and impact on delay test quality

被引：27

作者：

Beck, M ^{[1
]}

Barondeau, O ^{[1
]}

Kaibel, M ^{[1
]}

Poehl, F ^{[1
]}

Lin, XJ ^{[1
]}

Press, R ^{[1
]}

机构：

[1] Infineon Technol AG, D-81541 Munich, Germany

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/DATE.2005.199

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper addresses delay test for SOC devices with high frequency clock domains. A logic design for on chip high-speed clock generation, implemented to avoid expensive test equipment, is described in detail. Techniques for on-chip clock generation, meant to reduce test vector count and to increase test quality, are discussed. ATPG results for the proposed techniques are given.

引用

页码：56 / 61

页数：6

共 50 条

[1] Test Generation for Designs with On-Chip Clock Generators
Lin, Xijiang
Kassab, Mark
2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 411 - 417
[2] An on-chip frequency programmable test clock generation and application method for small delay defect detection
Pei, Songwei
Li, Huawei
Jin, Song
Liu, Jun
Li, Xiaowei
INTEGRATION-THE VLSI JOURNAL, 2015, 49 : 87 - 97
[3] An implementation of memory-based on-chip analogue test signal generation
Mir, S
Rolíndez, L
Domigues, C
Rufer, L
ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 663 - 668
[4] LNA design for on-chip RIF test
Ramzan, Rashad
Zou, Lei
Dibrowski, Jerzy
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4236 - +
[5] A 0.18 μm CMOS implementation of on-chip analogue test signal generation from digital test patterns
Rolíndez, L
Mir, S
Prenat, G
Bounceur, A
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 704 - 705
[6] On-Chip Delay Measurement for In-Field Test of FPGAs
Miyake, Yousuke
Sato, Yasuo
Kajihara, Seiji
2019 IEEE 24TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC 2019), 2019, : 130 - 137
[7] An On-Chip Test Clock Control Scheme for Circuit Aging Monitoring
Yi, Hyunbean
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2013, 13 (01) : 71 - 78
[8] Accurate On-Chip Linearity Monitoring With Low-Quality Test Signal Generation
Wagner, Matthias
Lang, Oliver
Dorrer, Simon
Ghafi, Esmaeil K.
Schwarz, Andreas
Huemer, Mario
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
[9] Fault Simulation and Test Generation for Clock Delay Faults
Higami, Yoshinobu
Takahashi, Hiroshi
Kobayashi, Shin-ya
Saluja, Kewal K.
2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
[10] An on-chip test clock control scheme for multi-clock at-speed testing
Fan, Xiao-Xin
Hu, Y. U.
Wang, Laung-Terng
PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 341 - +

← 1 2 3 4 5 →