Logic design for on-chip test clock generation - Implementation details and impact on delay test quality

被引：27

作者：

Beck, M ^{[1
]}

Barondeau, O ^{[1
]}

Kaibel, M ^{[1
]}

Poehl, F ^{[1
]}

Lin, XJ ^{[1
]}

Press, R ^{[1
]}

机构：

[1] Infineon Technol AG, D-81541 Munich, Germany

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/DATE.2005.199

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper addresses delay test for SOC devices with high frequency clock domains. A logic design for on chip high-speed clock generation, implemented to avoid expensive test equipment, is described in detail. Techniques for on-chip clock generation, meant to reduce test vector count and to increase test quality, are discussed. ATPG results for the proposed techniques are given.

引用

页码：56 / 61

页数：6

共 50 条

[21] ON-CHIP TEST DESIGN GETS CLOSE TO ZERO DOPANTS
GOSCH, J
ELECTRONICS-US, 1985, 58 (45): : 17 - 18
[22] Design of on-chip clock generation with 50/50 duty cycle correction
Cui, W
Chen, H
Han, YQ
CHINESE JOURNAL OF ELECTRONICS, 2003, 12 (01): : 144 - 146
[23] On-chip test vector generation and downsampling for testing RSFQ circuits
Chen, Liyun
Maezawa, Masaaki
Ying, Liliang
Ren, Jie
Wang, Zhen
SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2022, 35 (11):
[24] Reduced On-chip Storage of Seeds for Built-in Test Generation
Pomeranz, Irith
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2024, 29 (03)
[25] On-Chip Test Clock Validation Using A Time-to-Digital Converter in FPGAs
Miyake, Yousuke
Kajihara, Seiji
Chen, Poki
2019 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2019), 2019, : 157 - 162
[26] A LOGIC CHIP DELAY-TEST METHOD BASED ON SYSTEM TIMING
MOTIKA, F
TENDOLKAR, NN
BEH, CC
HELLER, WR
RADKE, CE
NIGH, PJ
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (2-3) : 299 - 313
[27] Test Generation for Delay Faults on Clock Lines under Launch-on-Capture Test Environment
Higami, Yoshinobu
Takahashi, Hiroshi
Kobayashi, Shin-ya
Saluja, Kewal K.
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (06): : 1323 - 1331
[28] Design and Implementation of an On-Chip Test Generation Scheme Based on Reconfigurable Run-Time Programmable and Multiple Twisted-Ring Counters
Tharakan, Aida S.
Mathew, Binu K.
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 : 1409 - 1416
[29] A design-for-test implementation of an asynchronous network-on-chip architecture and its associated test pattern generation and application
Tran, Xuan-Tu
Thonnart, Yvain
Durupt, Jean
Beroulle, Vincent
Robach, Chantal
NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 149 - +
[30] Design Reflection for Optimal Test-Chip Implementation
Blanton, R. D.
Niewenhuis, Benjamin
Liu, Zeye
2015 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2015,

← 1 2 3 4 5 →