Logic design for on-chip test clock generation - Implementation details and impact on delay test quality

被引：27

作者：

Beck, M ^{[1
]}

Barondeau, O ^{[1
]}

Kaibel, M ^{[1
]}

Poehl, F ^{[1
]}

Lin, XJ ^{[1
]}

Press, R ^{[1
]}

机构：

[1] Infineon Technol AG, D-81541 Munich, Germany

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/DATE.2005.199

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper addresses delay test for SOC devices with high frequency clock domains. A logic design for on chip high-speed clock generation, implemented to avoid expensive test equipment, is described in detail. Techniques for on-chip clock generation, meant to reduce test vector count and to increase test quality, are discussed. ATPG results for the proposed techniques are given.

引用

页码：56 / 61

页数：6

共 50 条

[31] An evolutionary approach to the design of on-chip pseudorandom test pattern generators
Favalli, M
Dalpasso, M
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1122 - 1122
[32] Wideband RF Detector Design for High Performance On-Chip Test
Quoc-Tai Duong
Dabrowski, Jerzy J.
2012 NORCHIP, 2012,
[33] Design of hierarchical cellular automata for on-chip test pattern generator
Sikdar, BK
Ganguly, N
Chaudhuri, PP
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (12) : 1530 - 1539
[34] Using programmable on-product clock generation (OPCG) for delay test
Keller, Brion
Uzzaman, Anis
Li, Bibo
Snethen, Tom
PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 69 - 72
[35] One-Bit ΣΔ-Encoded Stimulus Generation for On-Chip ADC Test
Ahmad, Shakeel
Dabrowski, Jerzy
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (15)
[36] Scan Shift Time Reduction Using Test Compaction for On-Chip Delay Measurement
Zhang, Wenpo
Namba, Kazuteru
Ito, Hideo
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2014, E97D (03): : 533 - 540
[37] Accumulator-based Test-per-clock Scheme for Low-power On-chip Application of Test patterns
Voyiatzis, Ioannis
2014 19TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2014), 2014,
[38] Optimisation of on-chip design-for-test infrastructure for maximal multi-site test throughput
Goel, SK
Marinissen, EJ
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (03): : 442 - 456
[39] DESIGN FOR ELECTRON-BEAM TESTABILITY - ON-CHIP GENERATION OF PERIODIC TEST SEQUENCES IN A SCAN PATH ENVIRONMENT
GROSS, J
GRUNING, T
MICROELECTRONIC ENGINEERING, 1992, 16 (1-4) : 203 - 212
[40] LOGIC DESIGN VERIFICATION VIA TEST-GENERATION
ABADIR, MS
FERGUSON, J
KIRKLAND, TE
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 138 - 148

← 1 2 3 4 5 →