Reconfigurable threshold logic gates with nanoscale DG-MOSFETs

被引:2
|
作者
Kaya, Savas [1 ]
Harned, Hesham F. A.
Ting, Darwin T.
Creech, Gregory
机构
[1] Ohio Univ, Rush Coll Engn & Technol, Sch Elect Engn & Comp Sci, Athens, OH 45701 USA
[2] WPAFB, Air Force Res Lab Dayton, Sensors Directorate, Wright Patterson AFB, OH 45433 USA
关键词
threshold logic; double-gate MOSFETs; SOI; reconfigurable logic systems;
D O I
10.1016/j.sse.2007.08.011
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The benefits in using double-gate (DG) MOSFETs as components of threshold logic gates (TLG) have been analyzed for the first time. A novel, variable-weight DG-TLG has also been proposed, which can greatly widen the range of reconfigurable functions accessible to users. Both fixed and variable-weight DG-TLG circuits operate correctly at a low supply voltage of 1.0 V, and outperform the conventional CMOS equivalents in terms of the most important metrics such as power, speed and area. It is found that variable-weight DG-TLG circuits with analog weight and threshold control have attractive features such as expanded TLG functionality, reduced transistor count, low programming voltages and power-scaling capability, particularly for circuits with four or fewer inputs. (C) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1301 / 1307
页数:7
相关论文
共 50 条
  • [31] Impact of crystal orientation and surface scattering on DG-MOSFETs in quasi-ballistic region
    Shen, Lei
    Di, Shaoyan
    Yin, Longxiang
    Li, Yun
    Liu, Xiaoyan
    Du, Gang
    JOURNAL OF SEMICONDUCTORS, 2018, 39 (07)
  • [32] Analytical Modeling of Effective Conduction Path Effect (ECPE) on the Subthreshold Swing of DG-MOSFETs
    Tiwari, Pramod Kumar
    Panda, Chinmaya Ranjan
    Agarwal, Anupam
    Sharma, Prateek
    Jit, S.
    PROCEEDINGS OF THE 2009 SPANISH CONFERENCE ON ELECTRON DEVICES, 2009, : 136 - 139
  • [33] Hybrid OpenMP-CUDA parallel implementation of a deterministic solver for ultrashort DG-MOSFETs
    Mantas, Jose M.
    Vecil, Francesco
    INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2020, 34 (01): : 81 - 102
  • [34] Impact of channel thickness on the relocation of valleys in nano silicon and germanium DG-MOSFETs with alternative wafer orientation
    Charmi, Morteza
    CHINESE JOURNAL OF PHYSICS, 2016, 54 (03) : 463 - 470
  • [35] Synthesis of Threshold Logic Gates to Nanoelectronics
    Neutzling, Augusto
    Martins, Mayler G. A.
    Ribas, Renato P.
    Reis, Andre, I
    2013 26TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2013), 2013,
  • [36] Differential implementations of threshold logic gates
    Beiu, V
    Quintana, JM
    Avedilo, MJ
    Andonie, R
    SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 489 - 492
  • [37] Broadband reconfigurable logic gates in phonon waveguides
    D. Hatanaka
    T. Darras
    I. Mahboob
    K. Onomitsu
    H. Yamaguchi
    Scientific Reports, 7
  • [38] Quantitative Characterization of Reconfigurable Transistor Logic Gates
    Raitza, Michael
    Maercker, Steffen
    Trommer, Jens
    Heinzig, Andre
    Klueppelholz, Sascha
    Baier, Christel
    Kumar, Akash
    IEEE ACCESS, 2020, 8 : 112598 - 112614
  • [39] Reconfigurable logic family based on floating gates
    Cisneros-Sinencio, LF
    Díaz-Sánchez, A
    Ramírez-Angulo, J
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (11): : 1884 - 1888
  • [40] Broadband reconfigurable logic gates in phonon waveguides
    Hatanaka, D.
    Darras, T.
    Mahboob, I.
    Onomitsu, K.
    Yamaguchi, H.
    SCIENTIFIC REPORTS, 2017, 7