Reconfigurable threshold logic gates with nanoscale DG-MOSFETs

被引:2
|
作者
Kaya, Savas [1 ]
Harned, Hesham F. A.
Ting, Darwin T.
Creech, Gregory
机构
[1] Ohio Univ, Rush Coll Engn & Technol, Sch Elect Engn & Comp Sci, Athens, OH 45701 USA
[2] WPAFB, Air Force Res Lab Dayton, Sensors Directorate, Wright Patterson AFB, OH 45433 USA
关键词
threshold logic; double-gate MOSFETs; SOI; reconfigurable logic systems;
D O I
10.1016/j.sse.2007.08.011
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The benefits in using double-gate (DG) MOSFETs as components of threshold logic gates (TLG) have been analyzed for the first time. A novel, variable-weight DG-TLG has also been proposed, which can greatly widen the range of reconfigurable functions accessible to users. Both fixed and variable-weight DG-TLG circuits operate correctly at a low supply voltage of 1.0 V, and outperform the conventional CMOS equivalents in terms of the most important metrics such as power, speed and area. It is found that variable-weight DG-TLG circuits with analog weight and threshold control have attractive features such as expanded TLG functionality, reduced transistor count, low programming voltages and power-scaling capability, particularly for circuits with four or fewer inputs. (C) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1301 / 1307
页数:7
相关论文
共 50 条
  • [41] A Comparative Study of Analog/RF Performance: Symmetric and Asymmetric Underlap Gate Stack DG-MOSFETs
    Dasgupta, Arpan
    Das, Rahul
    Dutta, Arka
    Kundu, Atanu
    Sarkar, Chandan K.
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 148 - 151
  • [42] Effect of Source/Drain Lateral Straggle on Distortion and Intrinsic Performance of Asymmetric Underlap DG-MOSFETs
    Koley, Kalyan
    Dutta, Arka
    Saha, Samar K.
    Sarkar, Chandan K.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2014, 2 (06): : 135 - 144
  • [43] A Closed-Form Model for Position-Dependent Potential across the Channel in DG-MOSFETs
    Li Meng
    Tang Jian-Shi
    Lv Yang
    Yu Zhi-Ping
    CHINESE PHYSICS LETTERS, 2009, 26 (01)
  • [44] On the gate capacitance limits of nanoscale DG and FD SOI MOSFETs
    Ge, LX
    Gámiz, F
    Workman, GO
    Veeraraghavan, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 753 - 758
  • [45] Effect of channel layer doping on the performance of nanoscale DG MOSFETs
    Joseph, Saji
    James, George
    Mathew, T. Vincent
    2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 49 - +
  • [46] Simulation of 2D quantum transport in Utrashort DG-Mosfets:: a fast algorithm using subbands
    Ben Abdallah, N
    Polizzi, E
    Mouis, M
    Méhats, F
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 267 - 270
  • [47] Reconfigurable magnetoelectronic circuits for threshold logic
    Carter, NP
    Ferrera, SP
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2004, 32 (05) : 363 - 382
  • [48] New Approach Based on ANFIS Computation to Study the Threshold Voltage Behavior Including Trap Effects for Nanoscale DG MOSFETs
    Bentrcia, T.
    Djeffal, F.
    Meguellati, M.
    Arar, D.
    WORLD CONGRESS ON ENGINEERING - WCE 2013, VOL II, 2013, : 1150 - +
  • [49] Design of basic logic gates using optical threshold logic
    Sarkar, Mili
    Chakraborty, Rijuparna
    Taki, Gouranga Sundar
    Chakraborty, Ajoy Kumar
    ENGINEERING RESEARCH EXPRESS, 2021, 3 (03):
  • [50] IMPROVEMENTS IN MULTIOUTPUT THRESHOLD-LOGIC GATES
    EVES, JM
    HURST, SL
    COMPUTER JOURNAL, 1978, 21 (01): : 79 - 85