Reconfigurable threshold logic gates with nanoscale DG-MOSFETs

被引:2
|
作者
Kaya, Savas [1 ]
Harned, Hesham F. A.
Ting, Darwin T.
Creech, Gregory
机构
[1] Ohio Univ, Rush Coll Engn & Technol, Sch Elect Engn & Comp Sci, Athens, OH 45701 USA
[2] WPAFB, Air Force Res Lab Dayton, Sensors Directorate, Wright Patterson AFB, OH 45433 USA
关键词
threshold logic; double-gate MOSFETs; SOI; reconfigurable logic systems;
D O I
10.1016/j.sse.2007.08.011
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The benefits in using double-gate (DG) MOSFETs as components of threshold logic gates (TLG) have been analyzed for the first time. A novel, variable-weight DG-TLG has also been proposed, which can greatly widen the range of reconfigurable functions accessible to users. Both fixed and variable-weight DG-TLG circuits operate correctly at a low supply voltage of 1.0 V, and outperform the conventional CMOS equivalents in terms of the most important metrics such as power, speed and area. It is found that variable-weight DG-TLG circuits with analog weight and threshold control have attractive features such as expanded TLG functionality, reduced transistor count, low programming voltages and power-scaling capability, particularly for circuits with four or fewer inputs. (C) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1301 / 1307
页数:7
相关论文
共 50 条
  • [21] The Impact of Body Doping Concentration on the Performance of Nano Dg-Mosfets: A Quantum Simulation
    Ziabari, A. Abdolahzadeh
    Charmi, M.
    Mashayekhi, H. R.
    CHINESE JOURNAL OF PHYSICS, 2013, 51 (04) : 844 - 853
  • [22] Influence on the Analog/RF Performance in Graded Channel Gate Stack DG-MOSFETs
    Chattopadhyay, Ankush
    Dutta, Arka
    Kundu, Atanu
    Sarkar, Chandan K.
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 167 - 169
  • [23] Negative gate-overlap in nanoscaled DG-MOSFETs with asymmetric gate bias
    Xue Shao
    Zhiping Yu
    Journal of Computational Electronics, 2006, 5 : 389 - 392
  • [24] Low-power tunable nanocircuits with DG-MOSFETs for current sensing applications
    Kaya, Savas
    Hamed, Hesharn F. A.
    NANOSENSING: MATERIALS, DEVICES, AND SYSTEMS III, 2007, 6769
  • [25] Impact of crystal orientation and surface scattering on DG-MOSFETs in quasi-ballistic region
    Lei Shen
    Shaoyan Di
    Longxiang Yin
    Yun Li
    Xiaoyan Liu
    Gang Du
    Journal of Semiconductors, 2018, 39 (07) : 72 - 76
  • [26] Negative gate-overlap in nanoscaled DG-MOSFETs with asymmetric gate bias
    Shao, Xue
    Yu, Zhiping
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2006, 5 (04) : 389 - 392
  • [27] Reduction of Off-State Leakage Current on Fully Depleted DG-MOSFETs
    Joseph, Saji
    James, George
    Mathew, T. Vincent
    2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 148 - +
  • [28] Accurate modeling of the influence of back gate bias and interface roughness on the threshold voltage of nanoscale DG MOSFETs
    Biswas, Abhijit
    Bhattacherjee, Swagata
    MICROELECTRONICS RELIABILITY, 2013, 53 (03) : 363 - 370
  • [29] Impact of crystal orientation and surface scattering on DG-MOSFETs in quasi-ballistic region
    Lei Shen
    Shaoyan Di
    Longxiang Yin
    Yun Li
    Xiaoyan Liu
    Gang Du
    Journal of Semiconductors, 2018, (07) : 72 - 76
  • [30] Study of body and oxide thickness variation on analog and RF performance of underlap DG-MOSFETs
    Pati, Sudhansu Kumar
    Koley, Kalyan
    Dutta, Arka
    Mohankumar, N.
    Sarkar, Chandan K.
    MICROELECTRONICS RELIABILITY, 2014, 54 (6-7) : 1137 - 1142