Two modeling techniques for CMOS circuits to enhance test generation and fault simulation for bridging faults

被引：1
|
作者：
Lee, KJ [1 ]
Tang, JJ [1 ]
机构：
[1] NATL CHENG KUNG UNIV,DEPT ELECT ENGN,TAINAN,TAIWAN
来源：
PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96) | 1996年
关键词：
D O I：
10.1109/ATS.1996.555154
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：165 / 170
页数：6
相关论文
共 50 条
  • [41] A PROBABILISTIC FAULT MODEL FOR ANALOG FAULTS IN DIGITAL CMOS CIRCUITS
    FAVALLI, M
    OLIVO, P
    RICCO, B
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (11) : 1459 - 1462
  • [42] TEST PATTERN GENERATION FOR SEQUENTIAL MOS CIRCUITS BY SYMBOLIC FAULT SIMULATION
    CHO, K
    BRYANT, RE
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 418 - 423
  • [43] Generation of optimised fault lists for simulation of analogue circuits and test programs
    Milne, A
    Taylor, D
    Saunders, J
    Talbot, AD
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (06): : 355 - 360
  • [44] Defect-oriented fault simulation and test generation in digital circuits
    Kuzmicz, W
    Pleskacz, W
    Raik, J
    Ubar, R
    INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 365 - 371
  • [45] Fault modeling and testability of CMOS domino circuits
    Al-Assadi, WK
    Chandrasekhar, P
    Bhaskaran, B
    CDES '05: Proceedings of the 2005 International Conference on Computer Design, 2005, : 21 - 27
  • [46] Unspecified transition faults: A transition fault model for at-speed fault simulation and test generation
    Pomeranz, Trith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (01) : 137 - 146
  • [47] Generation of broadside transition fault test sets that detect four-way bridging faults
    Pomeranz, Irith
    Reddy, Sudhakar M.
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 905 - +
  • [48] A concurrent fault simulation for crosstalk faults in sequential circuits
    Phadoongsidhi, M
    Le, KT
    Saluja, KK
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 182 - 187
  • [49] Test power optimization techniques for CMOS circuits
    Luo, ZY
    Li, XW
    Li, HW
    Yang, SY
    Min, YH
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 332 - 337
  • [50] BART: A bridging fault test generator for sequential circuits
    Cusey, JP
    Patel, JH
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 838 - 847
12345