Two modeling techniques for CMOS circuits to enhance test generation and fault simulation for bridging faults

被引：1
|
作者：
Lee, KJ [1 ]
Tang, JJ [1 ]
机构：
[1] NATL CHENG KUNG UNIV,DEPT ELECT ENGN,TAINAN,TAIWAN
来源：
PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96) | 1996年
关键词：
D O I：
10.1109/ATS.1996.555154
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：165 / 170
页数：6
相关论文
共 50 条
  • [31] Test Generation for Bridging Faults in Reversible Circuits Using Path-Level Expressions
    Handique, Mousum
    Biswas, Santosh
    Deka, Jantindra Kumar
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (04): : 441 - 457
  • [32] Simulation of resistive bridging fault to minimize the presence of intermediate voltage and oscillation in CMOS circuits
    Keshk, A
    Miura, Y
    Kinoshita, K
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 120 - 124
  • [33] FAULT MODELING AND LOGIC SIMULATION OF CMOS AND MOS INTEGRATED-CIRCUITS
    WADSACK, RL
    BELL SYSTEM TECHNICAL JOURNAL, 1978, 57 (05): : 1449 - 1474
  • [34] FAULT SIMULATION IN CMOS VLSI CIRCUITS
    ZAGHLOUL, ME
    GOBOVIC, D
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (04): : 203 - 212
  • [35] System level test generation and fault simulation for VLSI circuits
    Ma, YH
    Sun, YH
    Chen, HY
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 396 - 399
  • [36] CMOS FAULT MODELING, TEST-GENERATION AND DESIGN FOR TESTABILITY
    MATTHAUS, C
    KRUGERSPRENGEL, B
    GLOWACZ, C
    HUBNER, U
    VIERHAUS, HT
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 24 (1-5): : 233 - 238
  • [37] Resistive bridging fault simulation of industrial circuits
    Engelke, Piet
    Polian, Ilia
    Schloeffel, Juergen
    Becker, Bernd
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 545 - +
  • [38] Test input generation for supply current testing of bridging faults in bipolar combinational logic circuits
    Kuchii, T
    Hashizume, M
    Tamesada, T
    1998 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, PROCEEDINGS, 1998, : 14 - 18
  • [39] Internal feedback bridging faults in combinational CMOS circuits: Analysis and testing
    Miura, Y
    Seno, S
    ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2001, : 9 - 16
  • [40] Extension of inductive fault analysis to parametric faults in analog circuits with application to test generation
    Jaworski, Z
    Niewczas, M
    Kuzmicz, W
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 172 - 176
12345