Internal feedback bridging faults in combinational CMOS circuits: Analysis and testing

被引：0

作者：

Miura, Y ^{[1
]}

Seno, S ^{[1
]}

机构：

[1] Tokyo Metropolitan Univ, Grad Sch Engn, Tokyo, Japan

来源：

ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS | 2001年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper we analyze fault behaviors of internal feedback bridging faults by using a simple circuit model consisting of 2-input NAND gate and NOT gate. From analysis results we find that they are more complex than those associated with external feedback bridging faults. We expose that they cause internal oscillation and IDDQ-only failure as well as latch and oscillation behavior. We also discuss methods for detecting this kind of fault.

引用

页码：9 / 16

页数：8

共 50 条

[1] Behavior Analysis of Internal Feedback Bridging Faults in CMOS Circuits
Yukiya Miura
Shuichi Seno
Journal of Electronic Testing, 2002, 18 (2) : 109 - 120
[2] Behavior analysis of internal feedback bridging faults in CMOS circuits
Miura, W
Seno, S
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 109 - 120
[3] Modelling and testing for bridging faults in CMOS and BiCMOS combinational circuits
Ismaeel, AA
Bhatnagar, R
INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 83 (04) : 529 - 540
[4] I(DDQ) TESTING OF OSCILLATING BRIDGING FAULTS IN CMOS COMBINATIONAL-CIRCUITS
ROCA, M
SICARD, E
RUBIO, A
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1993, 140 (01): : 39 - 44
[5] Power-constrained testing for bridging and stuck short faults in CMOS combinational circuits
Ismaeel, AA
Bhatnagar, R
MICROELECTRONICS AND RELIABILITY, 1997, 37 (05): : 753 - 761
[6] CURRENT TESTABILITY ANALYSIS OF FEEDBACK BRIDGING FAULTS IN CMOS CIRCUITS
ROCA, M
RUBIO, A
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (10) : 1299 - 1305
[7] TESTING FOR STUCK FAULTS IN CMOS COMBINATIONAL-CIRCUITS
ISMAEEL, AA
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (02): : 191 - 197
[8] Analysis and testing of bridging faults in CMOS synchronous sequential circuits
Miura, Y
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (03): : 564 - 570
[9] Testing the realistic bridging faults in CMOS circuits
Song, PL
Lo, JC
1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 84 - 88
[10] Precise test generation for resistive bridging faults of CMOS combinational circuits
Maeda, T
Kinoshita, K
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 510 - 519

← 1 2 3 4 5 →