A Low-Cost and Low-Power Time-to-Digital Converter Using Triple-Slope Time Stretching

被引：19

作者：

Kim, Manho ^{[1
]}

Lee, Hyunjoong ^{[2
]}

Woo, Jong-Kwan ^{[2
]}

Xing, Nan ^{[1
]}

Kim, Min-Oh ^{[2
]}

Kim, Suhwan ^{[2
]}

机构：

[1] Seoul Natl Univ, Dept Elect Engn, Seoul 151742, South Korea

[2] Seoul Natl Univ, Dept Elect Engn, Seoul 151744, South Korea

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2011年 / 58卷 / 03期

关键词：

Dual-slope conversion; interpolator; time stretcher; time-to-digital converter (TDC); CMOS; PRECISION;

D O I：

10.1109/TCSII.2011.2106353

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this brief, we present a time-to-digital converter (TDC) in which a single interpolator is used to improve the resolution by time stretching. The interpolator is based on a triple-slope conversion. Without slowing down the measured event, this approach extensively reduces the chip area and the corresponding power consumption, as compared with the prior arts with two parallel time interpolators. A prototype was designed and fabricated in a 0.35-mu m CMOS digital process, and its core area merely occupies 0.126 mm(2). Measurements show that our TDC achieves a resolution of 357 ps while consuming 1.22m W with a 2.5-V supply. The dynamic range of the TDC exceeds 1.46 mu s. The measurement rate can achieve above 400 kS/s.

引用

页码：169 / 173

页数：5

共 50 条

[1] A low-cost low-power CMOS time-to-digital converter based on pulse stretching
Chen, Poki
Chen, Chun-Chi
Shen, You-g Shen
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (04) : 2215 - 2220
[2] A New Triple-Slope Pipelined Time to Digital Converter by Stretching of Time
Rezvanyvardom, Mahdi
Farshidi, Ebrahim
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (09)
[3] A LOW-POWER CMOS TIME-TO-DIGITAL CONVERTER
RAISANENRUOTSALAINEN, E
RAHKONEN, T
KOSTAMOVAARA, J
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (09) : 984 - 990
[4] Low-power CMOS time-to-digital converter
Univ of Oulu, Oulu, Finland
IEEE J Solid State Circuits, 9 (984-990):
[5] A Novel Cyclic Time-to-Digital Converter Based on Triple-Slope Interpolation and Time Amplification
Rezvanyvardom, Mahdi
Farshidi, Ebrahim
RADIOENGINEERING, 2015, 24 (03) : 800 - 807
[6] A Low-Power Time-to-Digital Converter for Sensor Interface Circuits
Rostami, Mohammad Saleh
Saberi, Mehdi
Maymandi-Nejad, Mohammad
Sawan, Mohamad
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (12) : 2853 - 2857
[7] A Low-power Synthesizable Time-to-Digital Converter using Amplification to Overcome Mismatch
Lin, Cong
Wang, Bo
Zhang, Chen
Qi, Xingyu
2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 794 - 797
[8] A LOW POWER VERNIER TIME-TO-DIGITAL CONVERTER USING ADIABATIC LOGIC
Mahima, R.
Muralidharan, D.
2017 INTERNATIONAL CONFERENCE ON NETWORKS & ADVANCES IN COMPUTATIONAL TECHNOLOGIES (NETACT), 2017, : 90 - 94
[9] A Wideband 5 GHz Digital PLL Using a Low-Power Two-Step Time-to-Digital Converter
Hamza, A.
Ibrahim, S.
El-Nozahi, M.
Dessouky, M.
2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 328 - 331
[10] A new delay line loops shrinking time-to-digital converter in low-cost FPGA
Zhang, Jie
Zhou, Dongming
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2015, 771 : 10 - 16

← 1 2 3 4 5 →