A Low-Cost and Low-Power Time-to-Digital Converter Using Triple-Slope Time Stretching

被引：19

作者：

Kim, Manho ^{[1
]}

Lee, Hyunjoong ^{[2
]}

Woo, Jong-Kwan ^{[2
]}

Xing, Nan ^{[1
]}

Kim, Min-Oh ^{[2
]}

Kim, Suhwan ^{[2
]}

机构：

[1] Seoul Natl Univ, Dept Elect Engn, Seoul 151742, South Korea

[2] Seoul Natl Univ, Dept Elect Engn, Seoul 151744, South Korea

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2011年 / 58卷 / 03期

关键词：

Dual-slope conversion; interpolator; time stretcher; time-to-digital converter (TDC); CMOS; PRECISION;

D O I：

10.1109/TCSII.2011.2106353

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this brief, we present a time-to-digital converter (TDC) in which a single interpolator is used to improve the resolution by time stretching. The interpolator is based on a triple-slope conversion. Without slowing down the measured event, this approach extensively reduces the chip area and the corresponding power consumption, as compared with the prior arts with two parallel time interpolators. A prototype was designed and fabricated in a 0.35-mu m CMOS digital process, and its core area merely occupies 0.126 mm(2). Measurements show that our TDC achieves a resolution of 357 ps while consuming 1.22m W with a 2.5-V supply. The dynamic range of the TDC exceeds 1.46 mu s. The measurement rate can achieve above 400 kS/s.

引用

页码：169 / 173

页数：5

共 50 条

[31] Analysis of Time-to-Digital Converter to Design a Low Power All Digital Phase Locked Loop
Kumar, Sathish T. M.
Periasamy, P. S.
Nandhini, G.
2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
[32] A LOW POWER TIME-TO-DIGITAL CONVERTER FOR ALL-DIGITAL PHASE-LOCKED LOOP
Yu Guangming Wang YuYang Huazhong (Department of Electronic Engineering
Journal of Electronics(China), 2011, 28 (03) : 402 - 408
[33] A Low-Power 2.4-GHz CMOS GFSK Transceiver With a Digital Demodulator Using Time-to-Digital Conversion
Chen, Chia-Pei
Yang, Ming-Jen
Huang, Hsun-Hsiu
Chiang, Tung-Ying
Chen, Jheng-Liang
Chen, Ming-Chieh
Wen, Kuei-Ann
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (12) : 2738 - 2748
[34] Counting photons at low temperature with a streaming time-to-digital converter
Di Stefano, P. C. F.
Nadeau, P.
Onderwater, C. J. G.
Trudeau, C.
Verdier, M. -A.
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2013, 700 : 40 - 52
[35] Low-cost, low-power solutions
不详
CHEMICAL ENGINEERING PROGRESS, 2004, 100 (04) : 11 - 11
[36] Highly accurate cyclic CMOS time-to-digital converter with extremely low power consumption
Chen, PK
Liu, SI
Wu, JH
ELECTRONICS LETTERS, 1997, 33 (10) : 858 - 860
[37] Review on the Evolution of Low-power and Highly-linear Time-to-Digital Converters - TDC
Ferreira, Lesley
Moreira, Mateus
Souza, Barbara
Ferreira, Sandro
Baumgratz, Filipe
Bampi, Sergio
2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
[38] LOW-COST TIME TO DIGITAL CONVERTER IN REAL-TIME WITH +/-1NS RESOLUTION
LENZI, G
PODINI, P
REVERBERI, R
PERNESTAL, K
NUCLEAR INSTRUMENTS & METHODS, 1978, 150 (03): : 575 - 580
[39] High resolution time-to-digital converter using low resources FPGA for time-of-flight measurement
Ramzy, Safwat M.
Hares, Khadiga
MICROELECTRONICS JOURNAL, 2020, 101
[40] A novel time-based low-power pipeline analog to digital converter
Mohammad Hossein Zarifi
Javad Frounchi
Shahin Farshchi
Jack W. Judy
Analog Integrated Circuits and Signal Processing, 2010, 62 : 281 - 289

← 1 2 3 4 5 →