Nano - Microscale Electrical Characterization of Copper Thru Silicon Vias in 3D Stacked Integrated Circuits

被引：0
|
作者：
Allal, Djamel [1 ]
Delvallee, Alexandra [1 ]
Moran, Jose [1 ]
Khan, Mohammad Saif [1 ]
Piquemal, Francois [1 ]
机构：
[1] Lab Natl Metrol & Essais LNE, 29 Ave Roger Hennequin, F-78197 Trappes, France
来源：
2018 CONFERENCE ON PRECISION ELECTROMAGNETIC MEASUREMENTS (CPEM 2018) | 2018年
关键词：
thru silicon via; 3D integrated circuits; nanoscale electrical measurement; scanning microwave microscope; microscale four-probe setup; atomic force microscope;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper describes the implementation of different electrical measurements techniques and systems operating at nano and micro scales for the electrical characterization of copper filled Thru Silicon Vias used for 3D integrated circuits interconnects and defect detection in such vias.
引用
收藏
页数：2
相关论文
共 50 条
  • [1] Electrical and Mechanical Properties of Through-Silicon Vias and Bonding Layers in Stacked Wafers for 3D Integrated Circuits
    Sung-Hwan Hwang
    Byoung-Joon Kim
    Ho-Young Lee
    Young-Chang Joo
    Journal of Electronic Materials, 2012, 41 : 232 - 240
  • [2] Electrical and Mechanical Properties of Through-Silicon Vias and Bonding Layers in Stacked Wafers for 3D Integrated Circuits
    Hwang, Sung-Hwan
    Kim, Byoung-Joon
    Lee, Ho-Young
    Joo, Young-Chang
    JOURNAL OF ELECTRONIC MATERIALS, 2012, 41 (02) : 232 - 240
  • [3] Thru-Silicon vias for 3D WLP
    Savastiouk, S
    Siniaguine, O
    Korczynski, E
    INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 2000, : 206 - 207
  • [4] Electrical modeling and characterization of through-silicon vias (TSVs) for 3-D integrated circuits
    Savidis, Ioannis
    Alam, Syed M.
    Jain, Ankur
    Pozder, Scott
    Jones, Robert E.
    Chatterjee, Ritwik
    MICROELECTRONICS JOURNAL, 2010, 41 (01) : 9 - 16
  • [5] Electrical Characterization of 3D Through-Silicon-Vias
    Liu, F.
    Gu, X.
    Jenkins, K. A.
    Cartier, E. A.
    Liu, Y.
    Song, P.
    Koester, S. J.
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1100 - 1105
  • [6] Effects of Copper Plasticity on the Induction of Stress in Silicon from Copper Through-Silicon Vias (TSVs) for 3D Integrated Circuits
    Backes, Benjamin
    McDonough, Colin
    Smith, Larry
    Wang, Wei
    Geer, Robert E.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (01): : 53 - 62
  • [7] Effects of Copper Plasticity on the Induction of Stress in Silicon from Copper Through-Silicon Vias (TSVs) for 3D Integrated Circuits
    Benjamin Backes
    Colin McDonough
    Larry Smith
    Wei Wang
    Robert E. Geer
    Journal of Electronic Testing, 2012, 28 : 53 - 62
  • [8] Clock Mesh Network Design with Through-Silicon Vias in 3D Integrated Circuits
    Cho, Kyungin
    Jang, Cheoljon
    Chong, Jong-wha
    ETRI JOURNAL, 2014, 36 (06) : 931 - 941
  • [9] Loopback Test for 3D Stacked Integrated Circuits
    Huang, Yu-Jung
    Liu, Yan-Cen
    Fu, Shen-Li
    2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 23 - 26
  • [10] High Frequency Electrical Characterization of 3D Signal/Ground through Silicon Vias
    Adamshick, Steve
    Carroll, Robert
    Rao, Megha
    La Tulipe, Douglas
    Kruger, Seth
    Burke, John
    Liehr, Michael
    PROGRESS IN ELECTROMAGNETICS RESEARCH LETTERS, 2014, 47 : 71 - 75
12345