High Frequency Electrical Characterization of 3D Signal/Ground through Silicon Vias

被引：3
|
作者：
Adamshick, Steve [1 ]
Carroll, Robert [1 ]
Rao, Megha [1 ]
La Tulipe, Douglas [1 ]
Kruger, Seth [1 ]
Burke, John [2 ]
Liehr, Michael [1 ]
机构：
[1] SUNY Albany, Coll Nanoscale Sci & Engn, Albany, NY 12203 USA
[2] Western New England Univ, Springfield, MA 01119 USA
来源：
PROGRESS IN ELECTROMAGNETICS RESEARCH LETTERS | 2014年 / 47卷
关键词：
Energy efficiency - Integrated circuit interconnects - Three dimensional integrated circuits - Silicon - Chip scale packages;
D O I：
10.2528/PIERL14052704
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
3D integration using through-silicon-vias (TSVs) is gaining considerable attention due to its superior packaging efficiency resulting in higher functionality, improved performance and a reduction in power consumption. In order to implement 3D chip designs with TSV technology, robust TSV electrical models are required. Specifically, due to the increase of signal speeds into the gigahertz (GHz) spectrum, a high frequency electrical characterization best describes TSV behavior. In this letter, 5 x 50 mu m TSVs are manufactured using a via-mid integration scheme and characterized using S-parameters up to 65 GHz. At 50 GHz, the measured attenuation constant is 0.35 dB/via with a time delay of 0.7 ps/via.
引用
收藏
页码：71 / 75
页数：5
相关论文
共 50 条
  • [1] Electrical Characterization of 3D Through-Silicon-Vias
    Liu, F.
    Gu, X.
    Jenkins, K. A.
    Cartier, E. A.
    Liu, Y.
    Song, P.
    Koester, S. J.
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1100 - 1105
  • [2] Electrical Characterization Method to Study Barrier Integrity in 3D Through-Silicon Vias
    Li, Y. -L.
    Velenis, D.
    Kauerauf, T.
    Stucchi, M.
    Civale, Y.
    Redolfi, A.
    Croes, K.
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 304 - 308
  • [3] HIGH FREQUENCY CHARACTERIZATION OF SILICON SUBSTRATE AND THROUGH SILICON VIAS
    Duan, Xiaomin
    Boettcher, Mathias
    Dahl, David
    Schuster, Christian
    Tschoban, Christian
    Ndip, Ivan
    Lang, Klaus-Dieter
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1544 - 1550
  • [4] Fabrication and Electrical Characterization of High Aspect Ratio Through-Silicon Vias with Polyimide Liner for 3D Integration
    Chen, Xuyan
    Chen, Zhiming
    Xiao, Lei
    Hao, Yigang
    Wang, Han
    Ding, Yingtao
    Zhang, Ziyue
    MICROMACHINES, 2022, 13 (07)
  • [5] Experimental characterization of coaxial through silicon vias for 3D integration
    Adamshick, Stephen
    Coolbaugh, Douglas
    Liehr, Michael
    MICROELECTRONICS JOURNAL, 2015, 46 (05) : 377 - 382
  • [6] Electrical Characterization of Through Silicon Vias (TSVs) with an On Chip Bus Driver for 3D IC Integration
    Sheu, S. S.
    Lin, Z. H.
    Lin, C. S.
    Lau, J. H.
    Lee, S. H.
    Su, K. L.
    Ku, T. K.
    Wu, S. H.
    Hung, J. F.
    Chen, P. S.
    Lai, S. J.
    Lo, W. C.
    Kao, M. J.
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 851 - 856
  • [7] Measurement-based electrical characterization of through silicon vias and transmission lines for 3D integration
    Sun, Xin
    Fang, Runiu
    Zhu, Yunhui
    Zhong, Xiao
    Bian, Yuan
    Guan, Yong
    Miao, Min
    Chen, Jing
    Jin, Yufeng
    MICROELECTRONIC ENGINEERING, 2016, 149 : 145 - 152
  • [8] RF characterization and modelling of high density Through Silicon Vias for 3D chip stacking
    Cadix, L.
    Bermond, C.
    Fuchs, C.
    Farcy, A.
    Leduc, P.
    DiCioccio, L.
    Assous, M.
    Rousseau, M.
    Lorut, F.
    Chapelon, L. L.
    Flechet, B.
    Sillon, N.
    Ancey, P.
    MICROELECTRONIC ENGINEERING, 2010, 87 (03) : 491 - 495
  • [9] Reliable Through Silicon Vias for 3D Silicon Applications
    Shapiro, M.
    Interrante, M.
    Andry, P.
    Dang, B.
    Tsang, C.
    Liptak, R.
    Griffith, J.
    Sprogis, E.
    Guerin, L.
    Truong, V.
    Berger, D.
    Knickerbocker, J.
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 63 - +
  • [10] Fabrication and Electrical Characterization of 5x50um Through Silicon Vias for 3D Integration
    Bhushan, Bharat
    Yu, Minrui
    Dukovic, John
    Wong, Loke Yuen
    Kitowski, Aksel
    Park, Mun Kyu
    Hua, John
    Bolagond, Shwetha
    Chan, Anthony C-T
    Toh, Chin Hock
    Sundarrajan, Arvind
    Kumar, Niranjan
    Ramaswami, Sesh
    PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,
12345