High Frequency Electrical Characterization of 3D Signal/Ground through Silicon Vias

被引：3

作者：

Adamshick, Steve ^{[1
]}

Carroll, Robert ^{[1
]}

Rao, Megha ^{[1
]}

La Tulipe, Douglas ^{[1
]}

Kruger, Seth ^{[1
]}

Burke, John ^{[2
]}

Liehr, Michael ^{[1
]}

机构：

[1] SUNY Albany, Coll Nanoscale Sci & Engn, Albany, NY 12203 USA

[2] Western New England Univ, Springfield, MA 01119 USA

来源：

PROGRESS IN ELECTROMAGNETICS RESEARCH LETTERS | 2014年 / 47卷

关键词：

Energy efficiency - Integrated circuit interconnects - Three dimensional integrated circuits - Silicon - Chip scale packages;

D O I：

10.2528/PIERL14052704

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

3D integration using through-silicon-vias (TSVs) is gaining considerable attention due to its superior packaging efficiency resulting in higher functionality, improved performance and a reduction in power consumption. In order to implement 3D chip designs with TSV technology, robust TSV electrical models are required. Specifically, due to the increase of signal speeds into the gigahertz (GHz) spectrum, a high frequency electrical characterization best describes TSV behavior. In this letter, 5 x 50 mu m TSVs are manufactured using a via-mid integration scheme and characterized using S-parameters up to 65 GHz. At 50 GHz, the measured attenuation constant is 0.35 dB/via with a time delay of 0.7 ps/via.

引用

页码：71 / 75

页数：5

共 50 条

[31] Through-Silicon Vias and 3D Inductors for RF Applications
Ebefors, Thorbjorn
Oberhammer, Joachim
MICROWAVE JOURNAL, 2014, 57 (02) : 80 - +
[32] Inspection and metrology for through-silicon vias and 3D integration
Rudack, Andrew C.
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXVI, PTS 1 AND 2, 2012, 8324
[33] Thermomechanical Reliability of Through-Silicon Vias in 3D Interconnects
Lu, Kuan-Hsun
Ryu, Suk-Kyu
Im, Jay
Huang, Rui
Ho, Paul S.
2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
[34] 3D CHIP INTEGRATION WITH THROUGH SILICON-VIAS (TSVs)
Birla, Shilpi
Shukla, Neeraj Kr.
Singh, R. K.
PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER THEORY AND ENGINEERING (ICACTE 2009), VOLS 1 AND 2, 2009, : 1175 - 1180
[35] Reliability testing of through-silicon vias for high-current 3D applications
Wright, Steven L.
Andry, Paul S.
Sprogis, Edmund
Dang, Bing
Polastre, Robert J.
58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 879 - +
[36] Full 300 mm Electrical Characterization of 3D Integration Using High Aspect Ratio (10:1) Mid-Process Through Silicon Vias
Gaillard, F.
Mourier, T.
Religieux, L.
Bouchu, D.
Ribiere, C.
Minoret, S.
Gottardi, M.
Romero, G.
Mevellec, V.
Aumont, C.
2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
[37] A Silicon Platform With Through-Silicon Vias for Heterogeneous RF 3D Modules
Bar, Pierre
Joblot, Sylvain
Coudrain, Perceval
Carpentier, Jean-Francois
Reig, Bruno
Fuchs, Christine
Ferrandon, Christine
Charbonnier, Jean
Sibuet, Henri
2011 41ST EUROPEAN MICROWAVE CONFERENCE, 2011, : 1173 - 1176
[38] A Silicon Platform With Through-Silicon Vias for Heterogeneous RF 3D Modules
Bar, Pierre
Joblot, Sylvain
Coudrain, Perceval
Carpentier, Jean-Francois
Reig, Bruno
Fuchs, Christine
Ferrandon, Christine
Charbonnier, Jean
Sibuet, Henri
2011 6TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE, 2011, : 612 - 615
[39] Low electrical resistance silicon through vias: Technology and characterization
Henry, D.
Belhachemi, D.
Souriau, J-C.
Brunet-Manquat, C.
Puget, C.
Ponthenier, G.
Vallejo, J. L.
Lecouvey, C.
Sillon, N.
56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1360 - +
[40] Novel through-silicon vias for enhanced signal integrity in 3D integrated systems附视频
方孺牛
孙新
缪旻
金玉丰
Journal of Semiconductors, 2016, (10) : 97 - 102

← 1 2 3 4 5 →