RF characterization and modelling of high density Through Silicon Vias for 3D chip stacking

被引：17

作者：

Cadix, L. ^{[1
,2
]}

Bermond, C. ^{[2
]}

Fuchs, C.

Farcy, A. ^{[1
]}

Leduc, P. ^{[3
]}

DiCioccio, L. ^{[3
]}

Assous, M. ^{[3
]}

Rousseau, M. ^{[1
,3
]}

Lorut, F. ^{[1
]}

Chapelon, L. L. ^{[1
]}

Flechet, B. ^{[2
]}

Sillon, N. ^{[3
]}

Ancey, P. ^{[1
]}

机构：

[1] STMicroelectronics, F-38926 Crolles, France

[2] Univ Savoie, IMEP, LAHC, F-73376 Le Bourget Du Lac, France

[3] CEA, Leti, F-38054 Grenoble, France

来源：

MICROELECTRONIC ENGINEERING | 2010年 / 87卷 / 03期

关键词：

TSV; Electrical properties; Modelling; 3D integration;

D O I：

10.1016/j.mee.2009.08.026

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

3D integration including Through Silicon Vias is more and more considered as the solution to overcome conventional 2D IC issues. In this way, TSV analytical equivalent models are hardly required to achieve 3D products and to make design recommendations. In this paper, a 3D process flow is detailed and used to integrate specific RF structures including copper-filled TSVs with 3 mu m wide and 15 mu m deep dimensions. Both measurements and simulations of these structures lead to the extraction of frequency-dependent parameters and the building of a SPICE compatible pi-shaped analytical parametrical model of the TSV. (C) 2009 Elsevier B.V. All rights reserved.

引用

页码：491 / 495

页数：5

共 50 条

[1] RF Characterization and Analytical Modelling of Through Silicon Vias and Coplanar Waveguides for 3D Integration
Lamy, Yann P. R.
Jinesh, K. B.
Roozeboom, Fred
Gravesteijn, Dirk J.
Besling, Wim F. A.
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (04): : 1072 - 1079
[2] 3D chip stacking with through silicon-vias (TSVs) for vertical interconnect and underfill dispensing
Le, Fuliang
Lee, Shi-Wei Ricky
Zhang, Qiming
JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2017, 27 (04)
[3] 3D chip-to-chip stacking with through silicon interconnects
Lo, Wei-Chung
Chang, Shu-Ming
Chen, Yu-Hua
Ko, Jeng-Dar
Kuo, Tzu-Ying
Chang, Hsiang-Hung
Shih, Ying-Ching
2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 72 - +
[4] Through-Silicon Vias and 3D Inductors for RF Applications
Ebefors, Thorbjorn
Oberhammer, Joachim
MICROWAVE JOURNAL, 2014, 57 (02) : 80 - +
[5] 3D CHIP INTEGRATION WITH THROUGH SILICON-VIAS (TSVs)
Birla, Shilpi
Shukla, Neeraj Kr.
Singh, R. K.
PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER THEORY AND ENGINEERING (ICACTE 2009), VOLS 1 AND 2, 2009, : 1175 - 1180
[6] Electrical Characterization of 3D Through-Silicon-Vias
Liu, F.
Gu, X.
Jenkins, K. A.
Cartier, E. A.
Liu, Y.
Song, P.
Koester, S. J.
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1100 - 1105
[7] A Silicon Platform With Through-Silicon Vias for Heterogeneous RF 3D Modules
Bar, Pierre
Joblot, Sylvain
Coudrain, Perceval
Carpentier, Jean-Francois
Reig, Bruno
Fuchs, Christine
Ferrandon, Christine
Charbonnier, Jean
Sibuet, Henri
2011 41ST EUROPEAN MICROWAVE CONFERENCE, 2011, : 1173 - 1176
[8] A Silicon Platform With Through-Silicon Vias for Heterogeneous RF 3D Modules
Bar, Pierre
Joblot, Sylvain
Coudrain, Perceval
Carpentier, Jean-Francois
Reig, Bruno
Fuchs, Christine
Ferrandon, Christine
Charbonnier, Jean
Sibuet, Henri
2011 6TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE, 2011, : 612 - 615
[9] High Frequency Electrical Characterization of 3D Signal/Ground through Silicon Vias
Adamshick, Steve
Carroll, Robert
Rao, Megha
La Tulipe, Douglas
Kruger, Seth
Burke, John
Liehr, Michael
PROGRESS IN ELECTROMAGNETICS RESEARCH LETTERS, 2014, 47 : 71 - 75
[10] Electrical Characterization of Through Silicon Vias (TSVs) with an On Chip Bus Driver for 3D IC Integration
Sheu, S. S.
Lin, Z. H.
Lin, C. S.
Lau, J. H.
Lee, S. H.
Su, K. L.
Ku, T. K.
Wu, S. H.
Hung, J. F.
Chen, P. S.
Lai, S. J.
Lo, W. C.
Kao, M. J.
2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 851 - 856

← 1 2 3 4 5 →