Nano - Microscale Electrical Characterization of Copper Thru Silicon Vias in 3D Stacked Integrated Circuits

被引：0
|
作者：
Allal, Djamel [1 ]
Delvallee, Alexandra [1 ]
Moran, Jose [1 ]
Khan, Mohammad Saif [1 ]
Piquemal, Francois [1 ]
机构：
[1] Lab Natl Metrol & Essais LNE, 29 Ave Roger Hennequin, F-78197 Trappes, France
来源：
2018 CONFERENCE ON PRECISION ELECTROMAGNETIC MEASUREMENTS (CPEM 2018) | 2018年
关键词：
thru silicon via; 3D integrated circuits; nanoscale electrical measurement; scanning microwave microscope; microscale four-probe setup; atomic force microscope;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper describes the implementation of different electrical measurements techniques and systems operating at nano and micro scales for the electrical characterization of copper filled Thru Silicon Vias used for 3D integrated circuits interconnects and defect detection in such vias.
引用
收藏
页数：2
相关论文
共 50 条
  • [21] Modeling and Characterization of Polymer-embedded Through-Silicon Vias (TSVs) in 3-D Integrated Circuits
    Qu, Chenbing
    Zhu, Zhangming
    Yang, Yintang
    Ding, Ruixue
    Liu, Xiaoxian
    Lu, Qijun
    Yin, Xiangkun
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [22] Design for 3D Stacked Circuits
    Franzon, P.
    Davis, W.
    Rotenberg, E.
    Stevens, J.
    Lipa, S.
    Nigussie, T.
    Pan, H.
    Baker, L.
    Schabel, J.
    Dey, S.
    Li, W.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [23] Experimental characterization of coaxial through silicon vias for 3D integration
    Adamshick, Stephen
    Coolbaugh, Douglas
    Liehr, Michael
    MICROELECTRONICS JOURNAL, 2015, 46 (05) : 377 - 382
  • [24] Noise Coupling Due To Through Silicon Vias (TSVs) in 3-D Integrated Circuits
    Salman, Emre
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1411 - 1414
  • [25] Mechanical effects of copper through-vias in a 3D die-stacked module
    Tanaka, N
    Sato, T
    Yamaji, Y
    Morifuji, T
    Umemoto, M
    Takahashi, K
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 473 - +
  • [26] Fabrication and Electrical Characterization of 5x50um Through Silicon Vias for 3D Integration
    Bhushan, Bharat
    Yu, Minrui
    Dukovic, John
    Wong, Loke Yuen
    Kitowski, Aksel
    Park, Mun Kyu
    Hua, John
    Bolagond, Shwetha
    Chan, Anthony C-T
    Toh, Chin Hock
    Sundarrajan, Arvind
    Kumar, Niranjan
    Ramaswami, Sesh
    PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,
  • [27] Evaluation of the Potential Electromagnetic Interference in Vertically Stacked 3D Integrated Circuits
    Kapoor, Dipesh
    Tan, Cher Ming
    Sangwan, Vivek
    APPLIED SCIENCES-BASEL, 2020, 10 (03):
  • [28] Guest Editorial: Special Issue on Testing of 3D Stacked Integrated Circuits
    Marinissen, Erik Jan
    Zorian, Yervant
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (01): : 13 - 14
  • [29] A MOO-based Methodology for Designing 3D Stacked Integrated Circuits
    Doan, N. A. V.
    Milojevic, D.
    Robert, F.
    De Smet, Y.
    JOURNAL OF MULTI-CRITERIA DECISION ANALYSIS, 2014, 21 (1-2) : 43 - 63
  • [30] Guest Editorial: Special Issue on Testing of 3D Stacked Integrated Circuits
    Erik Jan Marinissen
    Yervant Zorian
    Journal of Electronic Testing, 2012, 28 : 13 - 14
12345