共 50 条
- [31] A low voltage supply four-quadrant analog multiplier circuit [J]. 2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 292 - +
- [32] A low voltage supply four-quadrant analog multiplier circuit [J]. PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, : 258 - 261
- [33] A novel four quadrant CMOS analog multiplier/divider [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 1108 - 1111
- [34] Analog CMOS four-quadrant multiplier and divider [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5: SYSTEMS, POWER ELECTRONICS, AND NEURAL NETWORKS, 1999, : 383 - 386
- [35] CMOS Fully Differential CMOS Four-Quadrant Analog Multiplier [J]. 2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 27 - 30
- [36] A low-voltage CMOS linear transconductor suitable for analog multiplier application [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1543 - +
- [37] LOW-VOLTAGE ALL-NMOS FOUR-QUADRANT CURRENT MULTIPLIER [J]. REVUE ROUMAINE DES SCIENCES TECHNIQUES-SERIE ELECTROTECHNIQUE ET ENERGETIQUE, 2018, 63 (02): : 178 - 183
- [38] A Low Voltage Low Power Four Quadrant Analog Multiplier using Submicron Technology [J]. 2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 1014 - 1017
- [39] Four-quadrant analog multiplier based on CMOS inverters [J]. Analog Integrated Circuits and Signal Processing, 2008, 55 : 249 - 259