Silicon Nanowires Integrated in a Fully Depleted CMOS Process for Charge Based Biosensing

被引：0

作者：

Jayakumar, G. ^{[1
]}

Asadollahi, A. ^{[1
]}

Hellstrom, P-E ^{[1
]}

Garidis, K. ^{[1
]}

Ostling, M. ^{[1
]}

机构：

[1] KTH Royal Inst Technol, Sch ICT, Kista, Sweden

来源：

2013 14TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS) | 2013年

关键词：

nanowire; biosensing; SOI; CMOS; STL;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We describe a silicon nanowire (SiNW) biosensor fabricated in a fully depleted SOI CMOS process. The sensor array consists of 32 by 32 pixel matrix (1024 pixels or test sites) and 8 input-output (I/O) pins. In each pixel single crystalline SiNW with 60 by 20 nm cross-section area is defined using sidewall transfer lithography (STL) in the SOI layer. The key advantage of the design is that 1024 individual SiNWs can be read-out sequentially and used for real-time charge based detection of molecules in liquids or gases.

引用

页码：81 / 84

页数：4

共 50 条

[1] Silicon nanowires integrated with CMOS circuits for biosensing application
Jayakumar, G.
Asadollahi, A.
Hellstrom, P. -E.
Garidis, K.
Ostling, M.
SOLID-STATE ELECTRONICS, 2014, 98 : 26 - 31
[2] Pixel-based biosensor for enhanced control: silicon nanowires monolithically integrated with field-effect transistors in fully depleted silicon on insulator technology
Jayakumar, G.
Ostling, M.
NANOTECHNOLOGY, 2019, 30 (22)
[3] Investigation into the capabilities of Hall cells integrated in a non-fully depleted SOI CMOS technological process
Paun, Maria-Alexandra
Udrea, Florin
SENSORS AND ACTUATORS A-PHYSICAL, 2016, 242 : 43 - 49
[4] Fully CMOS Compatible Photonics Integrated on Silicon Substrates
Li, Zhiyong
Xu, Hao
Xiao, Xi
Anastasia, Nemkova
Yu, Yude
Yu, Jinzhong
SILICON PHOTONICS AND PHOTONIC INTEGRATED CIRCUITS IV, 2014, 9133
[5] VCSELs are fully integrated into and planarized with silicon CMOS ICs
不详
LASER FOCUS WORLD, 2008, 44 (10): : 17 - 17
[6] A 110 nm CMOS process for fully-depleted pixel sensors
Pancheri, L.
Olave, J.
Panati, S.
Rivetti, A.
Cossio, F.
Rolo, M.
Demaria, N.
Giubilato, P.
Pantano, D.
Mattiazzo, S.
JOURNAL OF INSTRUMENTATION, 2019, 14
[7] SEE in a 0.15 μm Fully Depleted CMOS/SOI commercial process
Makihara, A
Yamaguchi, T
Tsuchiya, Y
Arimitsu, T
Asai, H
Iide, Y
Shindou, H
Kuboyama, S
Matsuda, S
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (06) : 3621 - 3625
[8] Design Considerations for Monolithically Integrated Fully-Depleted CMOS Image Sensors
Lincelles, J. B.
Marcelot, O.
Magnan, P.
Saint-Pe, O.
2014 10TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2014), 2014,
[9] FABRICATION OF EXTREMELY THIN SILICON-ON-INSULATOR FOR FULLY-DEPLETED CMOS APPLICATIONS
BINDAL, A
ROVEDO, N
RESTIVO, J
GALLI, C
OGURA, S
THIN SOLID FILMS, 1993, 232 (01) : 105 - 109
[10] RF filters in SiGeBiCMOS technology and fully depleted silicon-on-insulator CMOS technology
Mbuko, O
Orlando, P
Axtell, H
Cerny, C
Creech, G
Friddell, T
James, T
Kormanyos, B
Mattamana, A
Neidhard, R
Nykiel, E
Patel, VJ
Selke, D
Quach, T
2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 163 - +

← 1 2 3 4 5 →