Design Considerations for Monolithically Integrated Fully-Depleted CMOS Image Sensors

被引：0
|
作者：
Lincelles, J. B. [1 ]
Marcelot, O. [1 ]
Magnan, P. [1 ]
Saint-Pe, O. [2 ]
机构：
[1] ISAE, Integrated Image Sensor Lab, Toulouse, France
[2] Airbus Def & Space, Toulouse, France
来源：
2014 10TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2014) | 2014年
关键词：
CMOS image sensor; fully-depleted; high resistivity silicon;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We present a design study for the fabrication of a fully depleted CMOS image sensor integrated on high-resistivity epitaxial layer. Both models and simulations are used and show that the maximal depleted thickness and the punch-trough current are dependent on the photo-diode cathode length. From these considerations, achievable performances are estimated.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] A 110 nm CMOS process for fully-depleted pixel sensors
    Pancheri, L.
    Olave, J.
    Panati, S.
    Rivetti, A.
    Cossio, F.
    Rolo, M.
    Demaria, N.
    Giubilato, P.
    Pantano, D.
    Mattiazzo, S.
    JOURNAL OF INSTRUMENTATION, 2019, 14
  • [2] Fully-depleted SOI CMOS devices and circuits
    Sun, Hai-Feng
    Liu, Xin-Yu
    Hai, Chao-He
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (07): : 947 - 950
  • [3] Fully-depleted SOI CMOS for analog applications
    Colinge, JP
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (05) : 1010 - 1016
  • [4] Development for Germanium Blocked Impurity Band Far-Infrared Image Sensors with Fully-Depleted Silicon-On-Insulator CMOS Readout Integrated Circuit
    T. Wada
    Y. Arai
    S. Baba
    M. Hanaoka
    Y. Hattori
    H. Ikeda
    H. Kaneda
    C. Kochi
    A. Miyachi
    K. Nagase
    H. Nakaya
    M. Ohno
    S. Oyabu
    T. Suzuki
    S. Ukai
    K. Watanabe
    K. Yamamoto
    Journal of Low Temperature Physics, 2016, 184 : 217 - 224
  • [5] Design of an embedded fully-depleted SOISRAM
    Sung, RJ
    Koob, JC
    Brandon, TL
    Elliott, DG
    Cockburn, BF
    2001 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, PROCEEDINGS, 2001, : 13 - 18
  • [6] Development for Germanium Blocked Impurity Band Far-Infrared Image Sensors with Fully-Depleted Silicon-On-Insulator CMOS Readout Integrated Circuit
    Wada, T.
    Arai, Y.
    Baba, S.
    Hanaoka, M.
    Hattori, Y.
    Ikeda, H.
    Kaneda, H.
    Kochi, C.
    Miyachi, A.
    Nagase, K.
    Nakaya, H.
    Ohno, M.
    Oyabu, S.
    Suzuki, T.
    Ukai, S.
    Watanabe, K.
    Yamamoto, K.
    JOURNAL OF LOW TEMPERATURE PHYSICS, 2016, 184 (1-2) : 217 - 224
  • [7] SRAM Design in Fully-Depleted SOI Technology
    Nikolic, Borivoje
    Shin, Changhwan
    Cho, Min Hee
    Sun, Xin
    Liu, Tsu-Jae King
    Nguyen, Bich-Yen
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1707 - 1710
  • [8] Thin silicide development for fully-depleted SOI CMOS technology
    Liu, HI
    Burns, JA
    Keast, CL
    Wyatt, PW
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (05) : 1099 - 1104
  • [9] High-performance fully-depleted SOI RF CMOS
    Chen, CL
    Spector, SJ
    Blumgold, RM
    Neidhard, RA
    Beard, WT
    Yost, DR
    Knecht, JM
    Chen, CK
    Fritze, M
    Cerny, CL
    Cook, JA
    Wyatt, PW
    Keast, CL
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (01) : 52 - 54
  • [10] High performance fully-depleted tri-gate CMOS transistors
    Doyle, BS
    Datta, S
    Doczy, M
    Hareland, S
    Jin, B
    Kavalieros, J
    Linton, T
    Murthy, A
    Rios, R
    Chau, R
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (04) : 263 - 265
12345