A 12 Bit 500MS/s SHA-less ADC in 0.18um CMOS

被引：0
|
作者：
Li, Liang [1 ]
Xu, Mingyuan [1 ]
Huang, Xingfa [1 ]
Shen, Xiaofeng [1 ]
Fu, Dongbing [2 ]
Chen, Xi [2 ]
Pujie [2 ]
机构：
[1] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China
[2] Sichuan Inst Solide State Circuits, Chongqing 400060, Peoples R China
来源：
7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016 | 2016年
关键词：
switched capacitor; SHA-less; input buffer; CMOS; SFDR;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a 12 bit 500MS/s SHA-less ADC is described. The ADC has an integrated input buffer with a new linearization technique that improves its distortion. Eight pipeline stages with fully differential switched capacitor architecture follow the input buffer. Each of stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched capacitor DAC and interstage residue amplifier(MDAC). A 0.18 mu m CMOS process with 3.3V/1.8V analog power supply is used in the design. This ADC achieves an SNR of 65dB and an SFDR of 82dB for sampling analog input frequencies up to 250MHz.
引用
收藏
页数：2
相关论文
共 50 条
  • [11] A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction
    Yang, Peilin
    Wang, Xiao
    Wang, Chengwei
    Li, Fule
    Jiang, Hanjun
    Wang, Zhihua
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (09) : 2004 - 2013
  • [12] A 14-bit 200-Ms/s SHA-Less Pipelined ADC with Aperture Error Reduction
    Yang, Peilin
    Wang, Xiao
    Wang, Chengwei
    Li, Fule
    Jiang, Hanjun
    Wang, Zhihua
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020, 28 (09): : 2004 - 2013
  • [13] A 30mW 10b 250MS/s Dual Channel SHA-Less Pipeline ADC in 0.18μm CMOS
    Wen, Xiaoke
    Wang, Rui
    Yang, Siyu
    Chen, Lei
    Chen, Jinghong
    2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 1004 - 1007
  • [14] A 12-bit 40-MS/s SHA-less pipelined ADC using a front-end RC matching technique
    范明俊
    任俊彦
    舒光华
    过瑶
    李宁
    叶凡
    许俊
    半导体学报, 2011, 32 (01) : 85 - 89
  • [15] A SHA-less 14-bit, 100-MS/s pipelined ADC with comparator offset cancellation in background
    王晓飞
    张鸿
    张杰
    杜鑫
    郝跃
    Journal of Semiconductors, 2016, 37 (03) : 85 - 91
  • [16] A 14 bit 500 MS/s SHA-less pipelined ADC with a highly linear input buffer and power-efficient supply voltage domain arrangement in 40 nm CMOS
    Chen, Xubin
    Li, Xuan
    Shen, Yupeng
    Liu, Jiarui
    Chen, Hua
    IEICE ELECTRONICS EXPRESS, 2019, 16 (11): : 1 - 5
  • [17] A SHA-less 14-bit, 100-MS/s pipelined ADC with comparator offset cancellation in background
    Wang Xiaofei
    Zhang Hong
    Zhang Jie
    Du Xin
    Hao Yue
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (03)
  • [18] A 12-bit 40-MS/s SHA-less pipelined ADC using a front-end RC matching technique
    Fan Mingjun
    Ren Junyan
    Shu Guanghua
    Guo Yao
    Li Ning
    Ye Fan
    Xu Jun
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (01)
  • [19] A 57dB SFDR digitally calibrated 500MS/s folding ADC in 0.18 μm digital CMOS
    Bogue, Ivan
    Flynn, Michael P.
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 337 - 340
  • [20] A SHA-less 14-bit, 100-MS/s pipelined ADC with comparator offset cancellation in background
    王晓飞
    张鸿
    张杰
    杜鑫
    郝跃
    Journal of Semiconductors, 2016, (03) : 85 - 91
12345