A 14-bit 200-Ms/s SHA-Less Pipelined ADC with Aperture Error Reduction

被引：0
|
作者：
Yang, Peilin [1 ]
Wang, Xiao [1 ]
Wang, Chengwei [1 ]
Li, Fule [1 ]
Jiang, Hanjun [1 ]
Wang, Zhihua [1 ]
机构：
[1] Institute of Microelectronics, Tsinghua University, Beijing,100084, China
来源：
IEEE Transactions on Very Large Scale Integration (VLSI) Systems | 2020年 / 28卷 / 09期
关键词：
24;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：2004 / 2013
相关论文
共 50 条
  • [1] A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction
    Yang, Peilin
    Wang, Xiao
    Wang, Chengwei
    Li, Fule
    Jiang, Hanjun
    Wang, Zhihua
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (09) : 2004 - 2013
  • [2] A SHA-less 14-bit, 100-MS/s pipelined ADC with comparator offset cancellation in background
    王晓飞
    张鸿
    张杰
    杜鑫
    郝跃
    Journal of Semiconductors, 2016, 37 (03) : 85 - 91
  • [3] A SHA-less 14-bit, 100-MS/s pipelined ADC with comparator offset cancellation in background
    Wang Xiaofei
    Zhang Hong
    Zhang Jie
    Du Xin
    Hao Yue
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (03)
  • [4] A SHA-less 14-bit, 100-MS/s pipelined ADC with comparator offset cancellation in background
    王晓飞
    张鸿
    张杰
    杜鑫
    郝跃
    Journal of Semiconductors, 2016, (03) : 85 - 91
  • [5] A 14-bit 100 MS/s SHA-less pipelined ADC with 89 dB SFDR and 74.5 dB SNR
    Wang Ke
    Fan Chaojie
    Pan Wenjie
    Zhou Jianjun
    IEICE ELECTRONICS EXPRESS, 2015, 12 (05):
  • [6] A 14-bit 500-MS/s SHA-less Pipelined ADC in 65nm CMOS Technology for Wireless Receiver
    Zhang, Yanhua
    Yang, Lijie
    Dang, Ruirui
    Xu, Zhiwei
    Song, Chunyi
    2018 IEEE 2ND INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEM AND SIMULATION (ICCSS 2018), 2018, : 91 - 94
  • [7] SMDAC Design With Nested Gain Boosted Opamp for a 14-Bit 200-MS/s Pipelined ADC
    Yao, Hailiang
    Zhu, Zheng
    Wang, Yong
    Zhou, Xiong
    Li, Qiang
    2015 11TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2015, : 361 - 364
  • [8] A 12-bit 400-MS/s SHA-Less Pipelined ADC
    Luo, Hua
    Zhao, Nan
    Wei, Qi
    Yang, Huazhong
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 55 - 59
  • [9] A 18 mW 12 bit 50 MS/s SHA-less Pipelined ADC
    Xu, Weigang
    Gao, Yifan
    Liu, Xiaodong
    Tang, Zhangwen
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 776 - 779
  • [10] Blind-LMS Based Digital Background Calibration for a 14-Bit 200-MS/s Pipelined ADC
    He, Yajuan
    Chen, Bo
    Li, Qiang
    2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 348 - 351
12345