A 14-bit 200-Ms/s SHA-Less Pipelined ADC with Aperture Error Reduction

被引：0
|
作者：
Yang, Peilin [1 ]
Wang, Xiao [1 ]
Wang, Chengwei [1 ]
Li, Fule [1 ]
Jiang, Hanjun [1 ]
Wang, Zhihua [1 ]
机构：
[1] Institute of Microelectronics, Tsinghua University, Beijing,100084, China
来源：
IEEE Transactions on Very Large Scale Integration (VLSI) Systems | 2020年 / 28卷 / 09期
关键词：
24;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：2004 / 2013
相关论文
共 50 条
  • [31] A 14-bit 50 MS/s sample-and-hold circuit for pipelined ADC
    Yue Sen
    Zhao Yiqiang
    Pang Ruilong
    Sheng Yun
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (05)
  • [32] A 14-bit 20-MS/s pipelined ADC with digital distortion calibration
    Daito, Mutsuo
    Matsui, Hirofumi
    Ueda, Masaya
    Iizuka, Kunihiko
    2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 61 - 64
  • [33] A 12 Bit 500MS/s SHA-less ADC in 0.18um CMOS
    Li, Liang
    Xu, Mingyuan
    Huang, Xingfa
    Shen, Xiaofeng
    Fu, Dongbing
    Chen, Xi
    Pujie
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [34] A 12-bit 40-MS/s SHA-less pipelined ADC using a front-end RC matching technique
    Fan Mingjun
    Ren Junyan
    Shu Guanghua
    Guo Yao
    Li Ning
    Ye Fan
    Xu Jun
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (01)
  • [35] A SHA-less 10-bit 80-MS/s CMOS Pipe lined ADC
    Jung, Young-Mok
    Zhe, Jin
    Kwon, Chan-Keun
    Kim, Hoon-Ki
    Kim, Soo-Won
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1647 - 1649
  • [36] A Low Power SHA-less Pipelined ADC used in DVB-S2
    Zhang, Zhang
    Zeng, Xiaoyang
    Li, Jian
    Xie, Lei
    Guo, Yawei
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1905 - +
  • [37] A 10-Bit 200-MS/s Digitally-Calibrated Pipelined ADC Using Switching Opamps
    Fang, Bing-Nan
    Wu, Jieh-Tsorng
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1042 - 1045
  • [38] Modeling of A 14-bit, 100-MS/s Pipelined ADC with Digital Nonlinearity Calibration
    Wang, Xuan
    Chen, Junxiao
    He, Lenian
    PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 528 - +
  • [39] An 80-MS/s 14-bit pipelined ADC featuring 83 dB SFDR
    Ye, Fan
    Cheng, Long
    Lin, Kaihui
    Ren, Junyan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 63 (03) : 503 - 508
  • [40] A 14-bit 250 MS/s IF Sampling Pipelined ADC in 180 nm CMOS Process
    Zheng, Xuqiang
    Wang, Zhijun
    Li, Fule
    Zhao, Feng
    Yue, Shigang
    Zhang, Chun
    Wang, Zhihua
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (09) : 1381 - 1392
12345