A 12 Bit 500MS/s SHA-less ADC in 0.18um CMOS

被引：0
|
作者：
Li, Liang [1 ]
Xu, Mingyuan [1 ]
Huang, Xingfa [1 ]
Shen, Xiaofeng [1 ]
Fu, Dongbing [2 ]
Chen, Xi [2 ]
Pujie [2 ]
机构：
[1] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China
[2] Sichuan Inst Solide State Circuits, Chongqing 400060, Peoples R China
来源：
7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016 | 2016年
关键词：
switched capacitor; SHA-less; input buffer; CMOS; SFDR;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a 12 bit 500MS/s SHA-less ADC is described. The ADC has an integrated input buffer with a new linearization technique that improves its distortion. Eight pipeline stages with fully differential switched capacitor architecture follow the input buffer. Each of stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched capacitor DAC and interstage residue amplifier(MDAC). A 0.18 mu m CMOS process with 3.3V/1.8V analog power supply is used in the design. This ADC achieves an SNR of 65dB and an SFDR of 82dB for sampling analog input frequencies up to 250MHz.
引用
收藏
页数：2
相关论文
共 50 条
  • [1] A 12-bit 400-MS/s SHA-Less Pipelined ADC
    Luo, Hua
    Zhao, Nan
    Wei, Qi
    Yang, Huazhong
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 55 - 59
  • [2] A 18 mW 12 bit 50 MS/s SHA-less Pipelined ADC
    Xu, Weigang
    Gao, Yifan
    Liu, Xiaodong
    Tang, Zhangwen
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 776 - 779
  • [3] A SHA-less 10-bit 80-MS/s CMOS Pipe lined ADC
    Jung, Young-Mok
    Zhe, Jin
    Kwon, Chan-Keun
    Kim, Hoon-Ki
    Kim, Soo-Won
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1647 - 1649
  • [4] A 12 Bit IF Sampling Pipelined ADC in 0.18um BiCMOS
    Li, Liang
    Fu, Dongbing
    Xu, Mingyuan
    Huang, Xingfa
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON MATERIAL, MECHANICAL AND MANUFACTURING ENGINEERING, 2015, 27 : 926 - 929
  • [5] A 10ps 500MS/s Two-channel Vernier TDC in 0.18um CMOS Technology
    Li, Qianfeng
    Hu, Qingsheng
    PROCEEDINGS OF 2014 IEEE WORKSHOP ON ADVANCED RESEARCH AND TECHNOLOGY IN INDUSTRY APPLICATIONS (WARTIA), 2014, : 1268 - 1271
  • [6] A 12 bit 120 MS/s SHA-less pipeline ADC with capacitor mismatch error calibration
    Zhou, Zongkun
    Lin, Min
    Huang, Shuigen
    Wang, Ruoyu
    Dong, Yemin
    IEICE ELECTRONICS EXPRESS, 2018, 15 (13):
  • [7] A 14-bit 500-MS/s SHA-less Pipelined ADC in 65nm CMOS Technology for Wireless Receiver
    Zhang, Yanhua
    Yang, Lijie
    Dang, Ruirui
    Xu, Zhiwei
    Song, Chunyi
    2018 IEEE 2ND INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEM AND SIMULATION (ICCSS 2018), 2018, : 91 - 94
  • [8] A 7-bit 400MS/s sub-ranging flash ADC in 0.18um CMOS
    Lee, Hwei-Yu
    Wang, I-Hsin
    Liu, Shen-Luan
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 11 - +
  • [9] The First Stage Design of a SHA-less 12-bit 200-MS/s Pipeline ADC in 130-nm CMOS
    Yin, Yongsheng
    Jiang, Xiangyang
    Deng, Honghui
    2013 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2013,
  • [10] A 12-bit 60-MS/s 36-mW SHA-less opamp-sharing pipeline ADC in 130 nm CMOS
    Wen, X.
    Chen, J.
    You, Y.
    Feng, Y.
    Tang, Y.
    Zuo, Z.
    Vosooghi, B.
    Fan, Q.
    Xiao, L.
    Gong, D.
    Liu, T.
    Ye, J.
    JOURNAL OF INSTRUMENTATION, 2016, 11
12345