A 12 Bit IF Sampling Pipelined ADC in 0.18um BiCMOS

被引:0
|
作者
Li, Liang [1 ]
Fu, Dongbing [2 ]
Xu, Mingyuan [1 ]
Huang, Xingfa [1 ]
机构
[1] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China
[2] CETC, SISC, Chongqing 400060, Peoples R China
关键词
switched capacitor; IF Sampling; input buffer; BiCMOS;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, a 12 bit 500MS/s IF Sampling ADC is described. The ADC has an integrated input buffer with a new linearization technique that improves its distortion. Eight pipeline stages with fully differential switched capacitor architecture follow the input buffer. Each of stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched capacitor DAC and interstage residue amplifier(MDAC). A 0.18 mu m BiCMOS process with 1.8V analog power supply is used in the design. This ADC achieves an SNR of 65dB and an SFDR of 82dB for sampling analog input frequencies up to 250MHz
引用
收藏
页码:926 / 929
页数:4
相关论文
共 50 条
  • [1] A 12 Bit 500MS/s SHA-less ADC in 0.18um CMOS
    Li, Liang
    Xu, Mingyuan
    Huang, Xingfa
    Shen, Xiaofeng
    Fu, Dongbing
    Chen, Xi
    Pujie
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [2] The Development of a High Speed8-bit Pipelined ADC on 0.25um BiCMOS
    Alekseev, German
    Mukhin, Igor
    Repin, Vladimir
    Morozov, Dmitry
    PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1616 - 1619
  • [3] STUDY OF UNIQUE PSEUDO BURIED LAYER IN 0.18UM SIGE BICMOS PROCESS
    Liu, Donghua
    Chen, Xi
    Zhang, David Wei
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [4] A Low Power 700MSPS 4bit Time Interleaved SAR ADC in 0.18um CMOS
    Talekar, Sanjay G.
    Ramasamy, S.
    Lakshminarayanan, G.
    Venkataramani, B.
    TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 86 - 90
  • [5] A 7-bit 400MS/s sub-ranging flash ADC in 0.18um CMOS
    Lee, Hwei-Yu
    Wang, I-Hsin
    Liu, Shen-Luan
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 11 - +
  • [6] A novel PIN switch diode integrating with 0.18um SiGe HBT BiCMOS process
    Liu, Donghua
    Qian, Wensheng
    Duan, Wenting
    Hu, Jun
    Chen, Fan
    Chen, Xiongbin
    Shi, Jing
    Xue, Kai
    Pan, Jia
    Zhou, Zhengliang
    Zhou, Keran
    Chen, Xi
    Zhou, Tianshu
    Huang, Jingfeng
    Xu, Xiangming
    Xiao, Sheng'An
    Chu, Tungyuan
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 105 - 114
  • [7] A 0.18um SiGe BiCMOS UHF VCO with auto tuning for DCT AMPS and CDMA application
    Lee, CH
    Ali, A
    Lloyd, S
    2004 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2004, : 471 - 474
  • [8] High-Speed 32*32 bit Multiplier in 0.18um CMOS Process
    Hosseini, Ebrahim
    Mousazadeh, Morteza
    Amini, Abdollah
    PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 154 - 159
  • [9] 8GSps 6bit DAC in 0.18um SiGe Technology
    Li Wei-zhong
    Lei, Zhou
    Xue Dao-jun
    Wu Dan-yu
    Fan, Jiang
    Jin, Wu
    Qi, Yang
    Yu Shao-hua
    2015 IEEE International Wireless Symposium (IWS 2015), 2015,
  • [10] Issues on mask technologies: 0.18um and beyond
    Hayashi, N
    Kawahira, H
    Hamada, H
    18TH ANNUAL SYMPOSIUM ON PHOTOMASK TECHNOLOGY AND MANAGEMENT, 1998, 3546 : 338 - 339