A 12 Bit IF Sampling Pipelined ADC in 0.18um BiCMOS

被引：0
|
作者：
Li, Liang [1 ]
Fu, Dongbing [2 ]
Xu, Mingyuan [1 ]
Huang, Xingfa [1 ]
机构：
[1] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China
[2] CETC, SISC, Chongqing 400060, Peoples R China
来源：
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON MATERIAL, MECHANICAL AND MANUFACTURING ENGINEERING | 2015年 / 27卷
关键词：
switched capacitor; IF Sampling; input buffer; BiCMOS;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
In this paper, a 12 bit 500MS/s IF Sampling ADC is described. The ADC has an integrated input buffer with a new linearization technique that improves its distortion. Eight pipeline stages with fully differential switched capacitor architecture follow the input buffer. Each of stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched capacitor DAC and interstage residue amplifier(MDAC). A 0.18 mu m BiCMOS process with 1.8V analog power supply is used in the design. This ADC achieves an SNR of 65dB and an SFDR of 82dB for sampling analog input frequencies up to 250MHz
引用
收藏
页码：926 / 929
页数：4
相关论文
共 50 条
  • [21] Design of 0.18um High Voltage LDMOS for Automotive Application
    Tee, Elizabeth Kho Ching
    Julai, Norhuzaimin
    Hai, Hu Yong
    Pal, Deb Kumar
    Hua, Tia Swee
    ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 6 - +
  • [22] A 50-GS/s 5-b ADC in 0.18-um SiGe BiCMOS
    Lee, J.
    Chen, Y.
    2010 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (MTT), 2010,
  • [23] Characterization of Random Telegraph Signal Effects for 0.18um Technology
    Ji, Yuanqian
    Dai, Sutter
    Wei, Minxia
    Lu, Xiangdang
    Zhang, Sunny
    Xu, Daniel
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 61 - 66
  • [24] A LNA design for WCDMA application in 0.18um CMOS process
    Xiao-dong Wang
    Jia-you Song
    2007 5TH INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2007, : 684 - +
  • [25] Low Cost 0.18um Process with MUV Exposure Systems
    Li, Weifeng
    Gu, Yili
    Wang, Lei
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [26] A 0.18um CMOS UWB Transmitter With Reconfigurable Pulse Width
    Leow, Shin Woei
    Wong, King Wah
    Diao, Shengxi
    Zheng, Yuanjin
    APMC: 2009 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2009, : 253 - 256
  • [27] LUDMOS transistors optimization on a 0.18um SOI CMOS technology
    Toulon, G.
    Cortes, I.
    Morancho, F.
    Villard, B.
    EPE: 2009 13TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, VOLS 1-9, 2009, : 2295 - +
  • [28] EMITTER-BASE SHORT ISSUE STUDY AND IMPROVEMENT IN A LOW COST AND HIGH PERFORMANCE 0.18UM SIGE BICMOS PROCESS
    Liu, Donghua
    Xu, Zhaozhao
    Qian, Wensheng
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [29] A reconfigurable pipelined ADC in 0.18 μm CMOS
    Anderson, M
    Norling, K
    Dreyfert, A
    Yuan, J
    2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2005, : 326 - 329
  • [30] A 60GHz Power Amplifier with 12.1 dBm & P1dBCP in 0.18um SiGe BiCMOS Process
    Lim, Wei Meng
    Gu, Jiangmin
    Feng, Jialin
    Yeo, Kiat Seng
    Yu, Xiaopeng
    Siek, Liter
    Lim, Kok Meng
    Boon, Chirn Chye
    Yang, Wanlan
    Yan, Jinna
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 138 - 141
12345