A 12 Bit 500MS/s SHA-less ADC in 0.18um CMOS

被引：0
|
作者：
Li, Liang [1 ]
Xu, Mingyuan [1 ]
Huang, Xingfa [1 ]
Shen, Xiaofeng [1 ]
Fu, Dongbing [2 ]
Chen, Xi [2 ]
Pujie [2 ]
机构：
[1] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China
[2] Sichuan Inst Solide State Circuits, Chongqing 400060, Peoples R China
来源：
7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016 | 2016年
关键词：
switched capacitor; SHA-less; input buffer; CMOS; SFDR;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a 12 bit 500MS/s SHA-less ADC is described. The ADC has an integrated input buffer with a new linearization technique that improves its distortion. Eight pipeline stages with fully differential switched capacitor architecture follow the input buffer. Each of stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched capacitor DAC and interstage residue amplifier(MDAC). A 0.18 mu m CMOS process with 3.3V/1.8V analog power supply is used in the design. This ADC achieves an SNR of 65dB and an SFDR of 82dB for sampling analog input frequencies up to 250MHz.
引用
收藏
页数：2
相关论文
共 50 条
  • [31] A 10-bit 40MS/s low power SHA-less pipelined ADC for System-On-Chip Digital TV Application
    Shylu, D. S.
    Moni, D. Jackuline
    Pearlin, T. Renita
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 309 - 313
  • [32] A 15-bit 20 MS/s SHA-Less Pipelined ADC Achieving 73.7 dB SNDR with Averaging Correlated Level Shifting Technique
    Wang, Jia-Ching
    Hung, Tsune-Chih
    Kuo, Tai-Haur
    2019 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2019,
  • [33] A Low Power SHA-less Pipelined ADC used in DVB-S2
    Zhang, Zhang
    Zeng, Xiaoyang
    Li, Jian
    Xie, Lei
    Guo, Yawei
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1905 - +
  • [34] A 6.35Mbps 1024-bit RSA crypto coprocessor in a 0.18um CMOS technology
    Zhao, Xuemi
    Wang, Zhiying
    Lu, Hongyi
    Dai, Kui
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 216 - +
  • [35] A 12-bit 12.5 MS/s multi-bit ΔΣ CMOS ADC
    Geerts, Y
    Steyaert, M
    Sansen, W
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 21 - 24
  • [36] A 14-bit 500MS/s and 1GS/s Configurable Pipelined ADC with Background Calibration
    Zhang, Yanhua
    Yang, Lijie
    Dang, Ruirui
    Xu, Zhiwei
    Song, Chunyi
    2018 3RD IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2018, : 308 - 312
  • [37] A 1.8V 12-bit 230-MS/s Pipeline ADC in 0.18μm CMOS Technology
    Liechti, Thomas
    Tajalli, Armin
    Akgun, Omer Can
    Toprak, Zeynep
    Leblebici, Yusuf
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 21 - 24
  • [38] A 6-bit 500MS/s CMOS A/D Converter with a digital input range detection circuit
    Shi, Dai
    Lee, Gi-Yoon
    Lee, Sang Min
    Yoon, Kwang Sub
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 316 - 317
  • [39] A 10-bit 100MS/s pipelined ADC in 0.18μm CMOS technology
    Lee, Hwei-Yu
    Liu, Shen-Luan
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 3 - +
  • [40] 10-bit, 125 MS/s, 40 mW pipelined ADC in 0.18 μm CMOS
    Yoshioka, M
    Kudo, M
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2006, 42 (02): : 248 - 257
12345