Design of a 0.5 V op-amp based on CMOS inverter using floating voltage sources

被引：7

作者：

Wang, Jun ^{[1
]}

Lee, Tuck-Yang ^{[1
]}

Kim, Dong-Gyou ^{[1
]}

Matsuoka, Toshimasa ^{[1
]}

Taniguchi, Kenji ^{[1
]}

机构：

[1] Osaka Univ, Suita, Osaka 5650871, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2008年 / E91C卷 / 08期

关键词：

operational amplifier; CMOS inverter; floating voltage source; forward body bias;

D O I：

10.1093/ietele/e91-c.8.1375

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This letter presents a 0.5 V low-voltage op-amp in a standard 0.18 mu m CMOS process for switched-capacitor circuits. Unlike other two-stage 0.5 V op-amp architectures, this op-amp consists of CMOS inverters that utilize floating voltage sources and forward body bias for obtaining high-speed operation. And two improved common-mode rejection circuits are well combined to achieve low power and chip area reduction. Simulation results indicate that the op-amp has an open-loop gain of 62 dB, and a high unity gain bandwidth of 56 MHz. The power consumption is only 350 mu W.

引用

页码：1375 / 1378

页数：4

共 50 条

[21] Design & simulation of a high performance rail-to-rail CMOS op-amp at ± 3V supply
Bhaskaran, M
Sriram, S
Stojcevski, A
Zayegh, A
[J]. DELTA 2006: THIRD IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, 2006, : 219 - +
[22] Design of Low-Voltage High Performance CMOS-Current Feedback Amplifier Using Indirect Feedback Compensated Op-Amp
Nandwana, Romesh Kr.
Arrawatia, Mahima
Goel, Nilesh
[J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 254 - +
[23] LOW-VOLTAGE OP-AMP BREAKTHROUGH EXPANDS LINEAR DESIGN HORIZONS
WIDLAR, R
DOBKIN, R
YAMATAKE, M
[J]. EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1979, 24 (03): : 91 - 99
[24] Ultra high gain CMOS Op-Amp design using self-cascoding and positive feedback
Chakraborty, Subhra
Pandey, Abhishek
Nath, Vijay
[J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2017, 23 (03): : 541 - 552
[25] Ultra high gain CMOS Op-Amp design using self-cascoding and positive feedback
Subhra Chakraborty
Abhishek Pandey
Vijay Nath
[J]. Microsystem Technologies, 2017, 23 : 541 - 552
[26] Design and analysis of Two stage op-amp in 180nm CMOS Process
Smrithi, V.
Sam, D. S. Shylu
Manoj, G.
[J]. 2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 253 - 257
[27] Self-Correcting Op-Amp Input Offset Using Analog Floating Gates
Nimmalapudi, Sai Govinda Rao
Marshall, Andrew
Stiegler, Harvey
Jarreau, Keith
[J]. 2020 IEEE 33RD INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2020, : 60 - 65
[28] Transformation of Voltage Mode Filter Circuit Based on Op-Amp to Circuit Based on CCII
Thouraya Ettaghzouti
Néjib Hassen
Kamel Besbes
[J]. Journal of Electronic Science and Technology, 2015, 13 (01) : 60 - 67
[29] Design and Analysis of a Two-stage CMOS Op-amp using Silterra's 0.13 μm Technology
Hamzah, Mohd Haidar
Jambek, Asral Bahari
Hashim, Uda
[J]. 2014 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS AND INDUSTRIAL ELECTRONICS (ISCAIE), 2014,
[30] An 1V rail-rail low-power CMOS op-amp
Chen, DT
Lin, HC
[J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 309 - 312

← 1 2 3 4 5 →