Ultra high gain CMOS Op-Amp design using self-cascoding and positive feedback

被引:0
|
作者
Subhra Chakraborty
Abhishek Pandey
Vijay Nath
机构
[1] Birla Institute of Technology,VLSI Design Group, Department of Electronics and Communication Engineering
[2] Mesra,undefined
来源
Microsystem Technologies | 2017年 / 23卷
关键词
Positive Feedback; Positive Feedback Circuit; Positive Feedback Technique; Slew Rate; Phase Margin;
D O I
暂无
中图分类号
学科分类号
摘要
This paper presents an ultra high gain two stage CMOS Operational Amplifier which is designed using self-cascoding and positive feedback technique in order to provide gain enhancement. By comparing the circuit with other designed circuits it has been shown that applying positive feedback increases the gain of the Op-Amp without affecting other properties of the amplifier. The proposed circuit is designed in 45 nm technology using Cadence Virtuoso Analog Design Environment tool at ±1 V supply. The Op-Amp is designed to achieve a high gain of 141 dB while maintaining a UGB of 101 MHz and phase margin of 60°. The simulation results conforms the estimated theoretical improvements. The dependence of various properties such as slew rate, UGB, settling time and phase margin of the designed Op-Amp on compensating capacitor CC has also been analyzed in this paper. Finally, the simulation results have been compared with a previously reported Op-Amp utilizing positive feedback technique.
引用
收藏
页码:541 / 552
页数:11
相关论文
共 50 条
  • [1] Ultra high gain CMOS Op-Amp design using self-cascoding and positive feedback
    Chakraborty, Subhra
    Pandey, Abhishek
    Nath, Vijay
    [J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2017, 23 (03): : 541 - 552
  • [2] An offset compensated and high-gain CMOS current-feedback op-amp
    Assi, A
    Sawan, M
    Zhu, JY
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1998, 45 (01): : 85 - 90
  • [3] ''T'' feedback ups op-amp gain
    Albean, DL
    [J]. ELECTRONIC DESIGN, 1996, 44 (05) : 86 - +
  • [4] A CMOS low-voltage, high-gain op-amp
    Lu, GN
    Sou, G
    [J]. EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 51 - 55
  • [5] Modified CMOS op-amp with improved gain and bandwidth
    Mottaghi-Kashtiban, Mahdi
    Hadidi, Khayrollah
    Khoei, Abdollah
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (06) : 775 - 780
  • [6] High-drive CMOS current-feedback op-amp
    Giustolisi, G
    Palmisano, G
    Palumbo, G
    Pennisi, S
    [J]. 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 229 - 232
  • [7] POSITIVE-FEEDBACK OP-AMP BOOSTER
    BAERT, D
    [J]. ELECTRONICS WORLD & WIRELESS WORLD, 1992, (1677): : 684 - 684
  • [8] Design of OP-AMP using CMOS Technology & Its Application
    Katara, Arun
    Balwani, Riya
    Wagh, Priya
    Salankar, Prachi
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 3633 - 3636
  • [9] Design of a new folded cascode op-amp using positive feedback and bulk amplification
    Asloni, Mohsen
    Hadidi, Khayrollah
    Khoei, Abdollah
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (06) : 1253 - 1257
  • [10] Compact high gain CMOS op amp design using comparators
    Purcell, J
    Abdel-Aty-Zohdy, HS
    [J]. 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1050 - 1052