A Low Power Flash ADC with Wallace Tree Encoder

被引：0

作者：

Pardhu, Thottempudi ^{[1
]}

Manusha, S. ^{[1
]}

Sirisha, Katakam ^{[1
]}

机构：

[1] Marri Laxman Reddy Inst Technol & Management, Dept Elect & Commun Engn, Hyderabad, Andhra Pradesh, India

来源：

2014 ELEVENTH INTERNATIONAL CONFERENCE ON WIRELESS AND OPTICAL COMMUNICATIONS NETWORKS (WOCN) | 2014年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this project, a Flash ADC with TIQ(Threshold Inverter Quantizer) comparator and a Wallace tree encoder is described. Both DC and transient analysis report for 3 bit ADC are included. A comparison between Wallace tree and ROM encoder is included in the project illustrating how power can be reduced using Wallace tree encoder instead of ROM encoder. The design was successfully simulated for piece-wise linear and sinusoidal input. The 4 bit and 5 bit flash ADC with TIQ comparator and Wallace tree encoder is also described.

引用

页数：4

共 50 条

[31] Low power current-mode algorithmic ADC in half flash (BCD)
Chuenarom, S.
Maitreechit, S.
Roengruen, P.
Tipsuwarnpron, V.
[J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 175 - +
[32] High-performance low-power approximate Wallace tree multiplier
Abed, Sa'ed
Khalil, Yasser
Modhaffar, Mahdi
Ahmad, Imtiaz
[J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (12) : 2334 - 2348
[33] COMPARATOR DESIGN FOR LOW POWER HIGH SPEED FLASH ADC-A REVIEW
Chacko, Litty
Varghese, George Tom
[J]. PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019), 2019, : 869 - 872
[34] Reduced Comparators for Low Power Flash ADC using TSMC018
Rahul, P., V
Kulkarni, Anusha A.
Sankanur, Sohail
Raghavendra, M.
[J]. 2017 INTERNATIONAL CONFERENCE ON MICROELECTRONIC DEVICES, CIRCUITS AND SYSTEMS (ICMDCS), 2017,
[35] On the design of low power BIST for multipliers with Booth encoding and Wallace tree summation
Bakalis, D
Kalligeros, E
Nikolos, D
Vergos, HT
Alexiou, G
[J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2002, 48 (4-5) : 125 - 135
[36] CMOS-SOS FLASH ADC SPEEDS ON LOW-POWER FOR LOW-COST
GLINCMAN, M
[J]. ELECTRONIC DESIGN, 1980, 28 (24) : 227 - 231
[37] 6-Bit low power low area frequency modulation based flash ADC
Diduck, Q
Margala, M
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 137 - 140
[38] Low-power CMOS folding and interpolating ADC with a serial-parallel domino encoder
Liu, Zhen
Jia, Song
Chen, Zhongjian
Zhang, Xing
Ji, Lijiu
[J]. 2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 673 - 676
[39] An efficient power reduction technique for flash ADC
Hwang, Yuh-Shyan
Lin, Jeen-Fong
Huang, Cheng-Chung
Chen, Jiann-Jong
Lee, Wen-Ta
[J]. 20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 43 - +
[40] A 6-b 4-GSPS Low-Voltage Flash ADC with a Pipelined DCVSPG Logic Encoder
Wang, Mingzhen
Zhao, Zhou
Zhang, Jun
Xu, Can
[J]. 2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL PROBLEM-SOLVING (ICCP), 2013, : 67 - 70

← 1 2 3 4 5 →