Low spurious frequency setting algorithm for a triple tuned type PLL synthesizer driven by a DDS

被引：0

作者：

Tajima, K ^{[1
]}

Imai, Y

Kanagawa, Y

Itoh, K

Isota, Y

Ishida, O

机构：

[1] Mitsubishi Electr Corp, Kamakura, Kanagawa 2478501, Japan

[2] Mitsubishi Electr Corp, Amagasaki, Hyogo 6618661, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2002年 / E85C卷 / 03期

关键词：

direct digital synthesizer; phase locked loop; spurious component; triple tune;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This letter presents a low spurious frequency setting algorithm for a triple tuned type PLL synthesizer driven by a DDS. The triple tuned PLL synthesizer is based on a single PLL configuration with two variable frequency dividers. The DDS is employed for a reference source of the PLL. The proposed algorithm determines appropriate frequency tuning values of the DDS frequency and the division ratios of two frequency dividers. The division ratios are selected to achieve a desired output frequency while the low spurious condition of the DDS has been maintained. A 5 to 10 GHz synthesizer with frequency step of 500 kHz demonstrated spurious level below -46 dBc with improvement of 13 dB.

引用

页码：595 / 598

页数：4

共 50 条

[41] A low-noise fast-settling PLL frequency synthesizer for CDMA receivers
Wu, SJ
2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 57 - 60
[42] Design and analysis of the S-band PLL frequency synthesizer with low phase noise
Ma, Haihong
Tang, Xiaohong
Xiao, Fei
Tan, Chizhou
2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 1577 - 1580
[43] A 60 GHz PLL Synthesizer with an Injection Locked Frequency Divider using a Fast VCO Frequency Calibration Algorithm
Shima, Takahiro
Miyanaga, Kenji
Takinami, Koji
2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 646 - 648
[44] A low power frequency synthesizer with an integrated negative transconductance LC-tuned VCO
Waheed, K
Desai, K
Salem, FM
2003 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS, INTELLIGENT SYSTEMS AND SIGNAL PROCESSING, VOLS 1 AND 2, PROCEEDINGS, 2003, : 582 - 587
[45] Low supply voltage and low-power 1-GHz PLL frequency synthesizer for mobile terminals
Kokubo, M
Shibahara, Y
Aoki, H
Hwang, CK
IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (01) : 71 - 78
[46] A Low Power and Low Phase Noise PLL Frequency Synthesizer for Ka-band application in 65 nm process
Sun, Mingyuan
Ning, Ning
Yu, Qi
Shi, Zhengyu
7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
[47] Design of Low Phase Noise X-Band Sweeping Frequency Source Based on DDS and PLL
Fu, Yueju
Kuang, Renjun
Wu, Bian
2024 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY, ICMMT, 2024,
[48] Design of Low-Noise X-band Frequency Source Based on DDS-PLL
Yao, Peidong
Xu, Leijun
Sun, Zhenhua
2020 IEEE 2ND INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS (ICCS 2020), 2020, : 11 - 14
[49] A Fast-switching Low-spurious 6-18 GHz Hybrid Frequency Synthesizer
Biswas, Soumyadeep
Revathi, V.
2015 IEEE MTT-S INTERNATIONAL MICROWAVE AND RF CONFERENCE (IMARC), 2015, : 312 - 315
[50] Design of Low Power, High Speed PLL Frequency Synthesizer using Dynamic CMOS VLSI Technology
Nirmalraj, T.
Radhakrishnan, S.
Karn, Rakesh Kumar
Pandiyan, S. K.
2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 1074 - 1076

← 1 2 3 4 5 →