Impact of Doping Density on Junctionless Gate Stack FD-SOI MOSFET for Analog/RF Application

被引：2
|
作者：
Singh, Jyotsana [1 ]
Yadava, Narendra [1 ]
Chauhan, R. K. [1 ]
机构：
[1] Madan Mohan Malaviya Univ Technol, Dept Elect & Commun Engn, Gorakhpur 273010, Uttar Pradesh, India
来源：
2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT) | 2019年
关键词：
High-k; Analog and RF FOMs DDL-GSJL; HDSD-GSJL; FD-SOI; MOSFET;
D O I：
10.1109/i2ct45611.2019.9033758
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This paper examine the impact of Double Doped Layer Gate Stack Junctionless (DDL-GSJL) MOSFET and Highly Doped Source Drain Gate Stack Junctionless (HDSD-GSJL) MOSFET. We compare the performance of proposed MOSFET, with uniformly doped conventional junctionless MOSFET. The proposed MOSFET has no pn junction, only n-type non-uniform doping is used. Non-uniform doping is distributed in a horizontal and vertical manner. A high-k material (Si3N4) is used as gate stack to control the leakage current and increase the I-ON/IOFF. This paper present analog and RF figure of merits (FOM). In the paper major FOMs, output conductance (g(d)), transconductance (g(m)), cut-off frequency (f(T)), transconductance frequency product (TFP) is analyzed. The simulated results reflect that HDSD-GSJL MOSFET exhibit high transconductance, high cut-off frequency and high transconductance frequency product. The structure is designed and analyzed using ATLAS 2D TCAD tools.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] Improved current drivability with back-gate bias for elevated source and drain structured FD-SOI SiGe MOSFET
    Choi, Hoon
    Moon, Kyoho
    Lee, Chulgu
    Cho, Il Hwan
    Hong, Sang Jeen
    MICROELECTRONIC ENGINEERING, 2009, 86 (11) : 2165 - 2169
  • [32] Improved analog and RF performances of gate-all-around junctionless MOSFET with drain and source extensions
    Djeffal, F.
    Ferhati, H.
    Bentrcia, T.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 90 : 132 - 140
  • [33] Investigation of analog/RF performance of gate-all-around junctionless MOSFET including interfacial defects
    Ferhati, H.
    Djeffal, F.
    Bentrcia, T.
    2015 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 328 - U451
  • [34] Nanoscale MOSFET with split-gate design for RF/analog application
    Yuan, J
    Woo, JCS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (4B): : 1742 - 1745
  • [35] The Analog and RF Device Performance: Junction vs Junctionless Ultra-Scaled SOI n-MOSFET
    Huda, A. R. N.
    Arshad, M. K. Md
    Ruslinda, A. R.
    Othman, N.
    Voon, C. H.
    Ayub, R. M.
    2016 3RD INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN (ICED), 2016, : 365 - 368
  • [36] Nanoscale MOSFET with split-gate design for RF/analog application
    Yuan, J., 1742, Japan Society of Applied Physics (43):
  • [37] Quantum Analytical Model for Lateral Dual Gate UTBB SOI MOSFET for Analog/RF Performance
    Arighna Basak
    Angsuman Sarkar
    Silicon, 2021, 13 : 3131 - 3139
  • [38] Quantum Analytical Model for Lateral Dual Gate UTBB SOI MOSFET for Analog/RF Performance
    Basak, Arighna
    Sarkar, Angsuman
    SILICON, 2021, 13 (09) : 3131 - 3139
  • [39] Influence of Underlap on Gate Stack DG-MOSFET for analytical study of Analog/RF performance
    Kundu, Atanu
    Dasgupta, Arpan
    Das, Rahul
    Chakraborty, Shramana
    Dutta, Arka
    Sarkar, Chandan K.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 94 : 60 - 73
  • [40] Improved analog/RF performance of double gate junctionless MOSFET using both gate material engineering and drain/source extensions
    Chebaki, E.
    Djeffal, F.
    Ferhati, H.
    Bentrcia, T.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 92 : 80 - 91
12345