Improved analog/RF performance of double gate junctionless MOSFET using both gate material engineering and drain/source extensions

被引:34
|
作者
Chebaki, E. [1 ]
Djeffal, F. [1 ,2 ]
Ferhati, H. [1 ]
Bentrcia, T. [3 ]
机构
[1] Univ Batna 2, Dept Elect, LEA, Batna 05000, Algeria
[2] Univ Batna 1, LEPCM, Batna 05000, Algeria
[3] Univ Batna 1, Dept Phys, Batna 05000, Algeria
关键词
Analog/RF; Gate engineering; D/S extensions; Junctionless; Optimization; DG MOSFET; FIELD-EFFECT TRANSISTORS; SUBTHRESHOLD CURRENT; RF PERFORMANCES; DG-MOSFET; MODEL; IMPACT; DRAIN;
D O I
10.1016/j.spmi.2016.02.009
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this paper, we propose a new Double Gate Junctionless (DGJ) MOSFET design based on both gate material engineering and drain/source extensions. Analytical models for the long channel device associated to the drain current, analog and radio-frequency (RF) performance parameters are developed incorporating the impact of dual-material gate engineering and two highly doped extension regions on the analog/RF performance of DGJ MOSFET. The transistor performance figures-of-merit (FoM), governing the analog/RF behavior, have also been analyzed. The analog/RF performance is compared between the proposed design and a conventional DGJ MOSFET of similar dimensions, where the proposed device shows excellent ability in improving the analog/RF performance and provides higher drain current and improved figures-of-merit as compared to the conventional DGJ MOSFET. The obtained results have been validated against the data obtained from TCAD software for a wide range of design parameters. Moreover, the developed analytical models are used as mono-objective function to optimize the device analog/RF performance using Genetic Algorithms (GAs). In comparison with the reported numerical data for Inversion Mode (IM) DG MOSFET, our optimized performance metrics for JL device exhibit enhancement over the reported data for IM device at the same channel length. (C) 2016 Elsevier Ltd. All rights reserved.
引用
收藏
页码:80 / 91
页数:12
相关论文
共 50 条
  • [1] Improved analog and RF performances of gate-all-around junctionless MOSFET with drain and source extensions
    Djeffal, F.
    Ferhati, H.
    Bentrcia, T.
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2016, 90 : 132 - 140
  • [2] Drain Current Modelling of Asymmetric Junctionless Dual Material Double Gate MOSFET with High K Gate Stack for Analog and RF Performance
    Basak, Arighna
    Sarkar, Angsuman
    [J]. SILICON, 2022, 14 (01) : 75 - 86
  • [3] Drain Current Modelling of Asymmetric Junctionless Dual Material Double Gate MOSFET with High K Gate Stack for Analog and RF Performance
    Arighna Basak
    Angsuman Sarkar
    [J]. Silicon, 2022, 14 : 75 - 86
  • [4] Impact of the drain and source extensions on nanoscale Double-Gate Junction less MOSFET analog and RF performances
    Bentrcia, T.
    Djeffal, F.
    Chebaki, E.
    Arar, D.
    [J]. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2016, 42 : 264 - 267
  • [5] EFFECT OF CHANNEL LENGTH VARIATION ON ANALOG AND RF PERFORMANCE OF JUNCTIONLESS DOUBLE GATE VERTICAL MOSFET
    Kaharudin, K. E.
    Salehuddin, F.
    Zain, A. S. M.
    Roslan, Ameer F.
    [J]. JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2019, 14 (04): : 2410 - 2430
  • [6] Numerical investigation of nanoscale double-gate junctionless MOSFET with drain and source extensions including interfacial defects
    Bentrcia, Toufik
    Djeffal, Faycal
    Arar, Djemai
    Meguellati, M.
    [J]. PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 13 NO 4, 2016, 13 (04): : 151 - 155
  • [7] Analog and RF Performance Analysis of a Junctionless Electrically Induced Source/Drain Extension Cylindrical Surround Gate (JLEJ-CSG) MOSFET
    Gupta S.K.
    Baishya S.
    [J]. Journal of The Institution of Engineers (India): Series B, 2015, 96 (3) : 211 - 216
  • [8] Investigation of Material Engineered Junctionless Cylindrical Gate MOSFET with and without Source/Drain extension
    Sharma, Shikha
    Gupta, Ashutosh
    Pandey, Sujata
    Verma, Jaihind
    Gupta, Mridula
    [J]. 2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 3, 2015, : 298 - 301
  • [9] Investigation of Material Engineered Junctionless Cylindrical Gate MOSFET with and without Source/Drain extension
    Sharma, Shikha
    Gupta, Ashutosh
    Pandey, Sujata
    Verma, Jaihind
    Gupta, Mridula
    [J]. 2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 1, 2016, : 219 - 222
  • [10] Performance evaluation of junctionless double surrounding gate In0.53Ga0.47As nanotube MOSFET using dual material gate engineering
    Sanjay
    Prasad, B.
    Vohra, Anil
    [J]. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2021, 32 (07) : 9171 - 9182